Hybrid BIST based on weighted pseudo-random testing: a new test resource partitioning scheme
暂无分享,去创建一个
[1] Gundolf Kiefer,et al. Deterministic BIST with multiple scan chains , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).
[2] Irith Pomeranz,et al. 3-weight Pseudo-random Test Generation Based on a Deterministic Test Set for Combinational and Sequential Circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Nur A. Touba,et al. Altering a pseudo-random bit sequence for scan-based BIST , 1996, Proceedings International Test Conference 1996. Test and Design Validity.
[4] Irith Pomeranz,et al. COMPACTEST: a method to generate compact test sets for combinational circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] Hans-Joachim Wunderlich. Multiple distributions for biased random test patterns , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[6] Michael Bershteyn. Calculation of multiple sets of weights for weighted random testing , 1993, Proceedings of IEEE International Test Conference - (ITC).
[7] Gundolf Kiefer,et al. Application of Deterministic Logic BIST on Industrial Circuits , 2001, J. Electron. Test..
[8] Hans-Joachim Wunderlich,et al. TESTCHIP: a chip for weighted random pattern generation, evaluation, and test control , 1991 .
[9] Paul H. Bardell,et al. Self-Testing of Multichip Logic Modules , 1982, International Test Conference.
[10] Benoit Nadeau-Dostie,et al. A new procedure for weighted random built-in self-test , 1990, Proceedings. International Test Conference 1990.
[11] Eric Lindbloom,et al. Random-Pattern Coverage Enhancement and Diagnosis for LSSD Logic Self-Test , 1983, IBM J. Res. Dev..
[12] Janusz Rajski,et al. Logic BIST for large industrial designs: real issues and case studies , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).
[13] Nur A. Touba,et al. Reducing test data volume using external/LBIST hybrid test patterns , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).
[14] Clay S. Gloster,et al. Hardware-based weighted random pattern generation for boundary scan , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.
[15] Hans-Joachim Wunderlich,et al. TESTCHIP: A Chip for Weighted Random Pattern Generation, Evaluation, and Test Control , 1990, ESSCIRC '90: Sixteenth European Solid-State Circuits Conference.
[16] John A. Waicukauski,et al. A Method for Generating Weighted Random Test Patterns , 1989, IBM J. Res. Dev..
[17] Patrick Girard,et al. On using machine learning for logic BIST , 1997, Proceedings International Test Conference 1997.