Extraction of the Lateral Position of Border Traps in Nanoscale MOSFETs

A novel method for the extraction of the lateral position of border traps in nanoscale MOSFETs is presented. Using technology computer-aided design (TCAD) simulations, we demonstrate that the dependence of the trap-induced threshold voltage shift on the drain bias is more sensitive to the lateral trap position than to the impact of random dopants. Based on this, the lateral defect position can be determined with a precision of several percent of the channel length. To demonstrate the correct functionality of our technique, we apply it to extract the lateral positions of experimentally observed traps. Although the most accurate algorithm is based on time-consuming TCAD simulations, we propose a simplified analytic expression, which allows for the extraction of the lateral trap position directly from the experimental data. While the uncertainty introduced by random dopants is <;10% for the TCAD model, the additional errors introduced by the simple analytic expression still provide trap positions accurate to 5% for the devices with 20-nm channel length and 20%-25% for 100-nm-long devices.

[1]  D. McCarthy,et al.  Lateral distribution of hot-carrier-induced interface traps in MOSFETs , 1988 .

[2]  D. Fleetwood.  'Border traps' in MOS devices , 1992 .

[3]  A. Lelis,et al.  Time dependence of switching oxide traps , 1994 .

[4]  A. Asenov.  Random dopant induced threshold voltage lowering and fluctuations in sub-0.1 /spl mu/m MOSFET's: A 3-D "atomistic" simulation study , 1998 .

[5]  G. Ghibaudo,et al.  Lateral dependence of dopant-number threshold voltage fluctuations in MOSFETs , 1999, 29th European Solid-State Device Research Conference.

[6]  Guido Groeseneken,et al.  A new degradation model and lifetime extrapolation technique for lightly doped drain nMOSFETs under hot-carrier degradation , 2001, Microelectron. Reliab..

[7]  Yung-Huei Lee,et al.  Effect of trench edge on pMOSFET reliability , 2001, Microelectron. Reliab..

[8]  Andrew R. Brown,et al.  RTS amplitudes in decananometer MOSFETs: 3-D simulation study , 2003 .

[9]  P. Lenahan.  Atomic scale defects involved in MOS reliability problems , 2003 .

[10]  N. Collaert,et al.  Disorder-controlled-kinetics model for negative bias temperature instability and its experimental verification , 2005, 2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual..

[11]  George Vasilev Angelov,et al.  MOSFET SIMULATION USING MATLAB IMPLEMENTATION OF THE EKV MODEL , 2006 .

[12]  A. Visconti,et al.  Physical modeling of single-trap RTS statistical distribution in flash memories , 2008, 2008 IEEE International Reliability Physics Symposium.

[13]  A. Visconti,et al.  Scaling trends for random telegraph noise in deca-nanometer Flash memories , 2008, 2008 IEEE International Electron Devices Meeting.

[14]  A. Visconti,et al.  Comprehensive Analysis of Random Telegraph Noise Instability and Its Scaling in Deca–Nanometer Flash Memories , 2009, IEEE Transactions on Electron Devices.

[15]  M. Nelhiebel,et al.  Switching oxide traps as the missing link between negative bias temperature instability and random telegraph noise , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[16]  Q. Khosru,et al.  Effects of interface traps and oxide traps on gate capacitance of MOS devices with ultrathin (EOT ~ 1 nm) high-κ stacked gate dielectrics , 2009, TENCON 2009 - 2009 IEEE Region 10 Conference.

[17]  Byung-Gook Park,et al.  Extraction of Vertical, Lateral Locations and Energies of Hot-Electrons-Induced Traps through the Random Telegraph Noise , 2009 .

[18]  Hyungcheol Shin,et al.  Characterization of oxide traps leading to RTN in high-k and metal gate MOSFETs , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[19]  T. Grasser,et al.  Statistics of Multiple Trapped Charges in the Gate Oxide of Deeply Scaled MOSFET Devices—Application to NBTI , 2010, IEEE Electron Device Letters.

[20]  T. Grasser,et al.  Temperature dependence of the emission and capture times of SiON individual traps after positive bias temperature stress , 2011 .

[21]  Hyungcheol Shin,et al.  Extracting accurate position and energy level of oxide trap generating random telegraph noise(RTN) in recessed channel MOSFET's , 2010, 2010 Proceedings of the European Solid State Device Research Conference.

[22]  Hyungcheol Shin,et al.  Extraction of trap energy and location from random telegraph noise in gate leakage current (Ig RTN) of metal–oxide semiconductor field effect transistor (MOSFET) , 2010 .

[23]  Andrew R. Brown,et al.  Use of density gradient quantum corrections in the simulation of statistical variability in MOSFETs , 2010 .

[24]  T. Grasser,et al.  Time-dependent defect spectroscopy for characterization of border traps in metal-oxide-semiconductor transistors , 2010 .

[25]  M. Nelhiebel,et al.  The Paradigm Shift in Understanding the Bias Temperature Instability: From Reaction–Diffusion to Switching Oxide Traps , 2011, IEEE Transactions on Electron Devices.

[26]  T. Grasser,et al.  Advanced data analysis algorithms for the time-dependent defect spectroscopy of NBTI , 2012, 2012 IEEE International Integrated Reliability Workshop Final Report.

[27]  Simulation of Reliability on Nanoscale Devices , 2012 .

[28]  E. R. Hsieh,et al.  The understanding of multi-level RTN in trigate MOSFETs through the 2D profiling of traps and its impact on SRAM performance: A new failure mechanism found , 2012, 2012 International Electron Devices Meeting.

[29]  Tibor Grasser,et al.  Stochastic charge trapping in oxides: From random telegraph noise to bias temperature instabilities , 2012, Microelectron. Reliab..

[30]  T. Grasser,et al.  Advanced characterization of oxide traps: The dynamic time-dependent defect spectroscopy , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[31]  Philippe Roussel,et al.  Toward a streamlined projection of small device bias temperature instability lifetime distributions , 2013 .

[32]  Karl Rupp,et al.  Predictive Hot-Carrier Modeling of n-Channel MOSFETs , 2014, IEEE Transactions on Electron Devices.

[33]  B. Kaczer,et al.  A reliable method for the extraction of the lateral position of defects in ultra-scaled MOSFETs , 2014, 2014 IEEE International Reliability Physics Symposium.

[34]  Characterization of random telegraph noise generated in the space region in NAND flash memory strings , 2014 .

[35]  Tibor Grasser,et al.  On the volatility of oxide defects: Activation, deactivation, and transformation , 2015, 2015 IEEE International Reliability Physics Symposium.