A Genetic Algorithm based Two Phase Fault Simulator for Sequential Circuit

Testing has become an important design step now days in digital circuit. A gate level fault simulation environment based on realistic fault models has been presented in this paper. A Genetic Algorithm (GA) is proposed which allows having fault simulation with conditional execution of test vector under 2 phase scheme. By using this approach a random search of test vectors is possible without being caught in a local minima or maxima. The award of fitness to the vector set allows having a selection of test vectors with high fault coverage and with large fault detection scores. Experimental results are provided which shows that the proposed technique can be employed for the detection of faults in a sequential circuit with high fault coverage.

[1]  Ajai Jain,et al.  Automatic test pattern generation for sequential circuits using genetic algorithms , 1998, Proceedings Eleventh International Conference on VLSI Design.

[2]  Chung-Len Lee,et al.  A Two-Phase Fault Simulation Scheme for Sequential Circuits , 1998, J. Inf. Sci. Eng..

[3]  Irith Pomeranz,et al.  A built-in self-test method for diagnosis of synchronous sequential circuits , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Elizabeth M. Rudnick,et al.  Diagnostic test generation for sequential circuits , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[5]  Michael S. Hsiao,et al.  Fast Static Compaction Algorithms for Sequential Circuit Test Vectors , 1999, IEEE Trans. Computers.

[6]  Irith Pomeranz,et al.  On Maximizing the Fault Coverage for a Given Test Length Limit in a Synchronous Sequential Circuit , 2004, IEEE Trans. Computers.

[7]  Lalit M. Patnaik,et al.  A Simulation-Based Test Generation Scheme Using Genetic Algorithms , 1993, The Sixth International Conference on VLSI Design.

[8]  Irith Pomeranz,et al.  TOV: Sequential Test Generation by Ordering of Test Vectors , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Elizabeth M. Rudnick,et al.  Application of simple genetic algorithms to sequential circuit test generation , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[10]  Michael S. Hsiao,et al.  Efficient Sequential Test Generation Based on Logic Simulation , 2002, IEEE Des. Test Comput..

[11]  Elizabeth M. Rudnick,et al.  A genetic algorithm framework for test generation , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Michael S. Hsiao,et al.  Sequential circuit test generation using dynamic state traversal , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[13]  Irith Pomeranz,et al.  On improving a fault simulation based test generator for synchronous sequential circuits , 2001, Proceedings 10th Asian Test Symposium.

[14]  Elizabeth M. Rudnick,et al.  Sequential Circuit Test Generation in a Genetic Algorithm Framework , 1994, 31st Design Automation Conference.

[15]  Irith Pomeranz,et al.  Vector replacement to improve static-test compaction forsynchronous sequential circuits , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Xiaoming Yu,et al.  Sequential circuit ATPG using combinational algorithms , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.