A 288-kbit fully parallel content addressable memory using stacked capacitor cell structure

The authors describe a 288-kb (8 K words*36-b) fully parallel CAM (content addressable memory) LSI using a compact dynamic CAM cell (66 mu m/sup 2/) with stacked capacitor structure and a novel hierarchical priority encoder. The chip size is 10.3*12.0 mm/sup 2/, and the typical cycle time is 150 ns using circuit simulation. This CAM LSI performs large-scale search operations very efficiently, and therefore has the possibility of broad applications to high-performance artificial-intelligence machines and relational database systems.<<ETX>>

[1]  Charles G. Sodini,et al.  Dynamic cross-coupled bitline content addressable memory cell for high density arrays , 1985 .

[2]  T. Enomoto,et al.  A 1.2-million transistor, 33 MHz, 20-bit dictionary search processor with a 160 kb CAM , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[3]  C. G. Sodini,et al.  A ternary content addressable search engine , 1989 .

[4]  H. Nagai,et al.  A high-speed string-search engine , 1987 .

[5]  Chong-Cheng Fu,et al.  Content-addressable memory for VLSI pattern inspection , 1988 .

[6]  T. Ogura,et al.  A 20 kbit associative memory LSI for artificial intelligence machines , 1989 .

[7]  H. Kadota,et al.  A proposed structure of a 4 Mbit content-addressable and sorting memory , 1990, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.

[8]  Takeshi Ogura,et al.  A 1 K bit Associative Memory LSI , 1983 .

[9]  Joseph L. Mundy,et al.  Low-cost associative memory , 1972 .

[10]  J. Miyake,et al.  An 8-kbit content-addressable and reentrant memory , 1985, IEEE Journal of Solid-State Circuits.

[11]  M. Uchida,et al.  2.6 Gbyte/sec bandwidth cache/TLB macro for high-performance RISC processor , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.

[12]  Takashi Kimura,et al.  High-Speed CAM-Based Architecture for a Prolog Machine (ASCA) , 1988, IEEE Trans. Computers.

[13]  T. Ogura,et al.  A 4-Kbit associative memory LSI , 1985, IEEE Journal of Solid-State Circuits.

[14]  Teuvo Kohonen,et al.  Content-addressable memories , 1980 .

[15]  M. Koyanagi,et al.  Novel high density, stacked capacitor MOS RAM , 1978, 1978 International Electron Devices Meeting.

[16]  Y. Murata,et al.  Real-time string search engine LSI for 800-Mbit/sec LANs , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.