A robust asynchronous approach for realizing ultra-low power digital Self-Adaptive VDD Scaling system
暂无分享,去创建一个
[1] Kwen-Siong Chong,et al. Energy-Efficient Synchronous-Logic and Asynchronous-Logic FFT/IFFT Processors , 2007, IEEE Journal of Solid-State Circuits.
[2] Maurits Ortmanns,et al. A Study on self-timed asynchronous subthreshold logic , 2007, 2007 25th International Conference on Computer Design.
[3] Alain J. Martin,et al. Asynchronous Techniques for System-on-Chip Design , 2006, Proceedings of the IEEE.
[4] Warren P. Snapp,et al. Ultralow-Power Operation in Subthreshold Regimes Applying Clockless Logic , 2010, Proceedings of the IEEE.
[5] Alex Kondratyev,et al. Design of Asynchronous Circuits Using Synchronous CAD Tools , 2002, IEEE Des. Test Comput..
[6] Scott A. Brandt,et al. NULL Convention Logic/sup TM/: a complete and consistent logic for asynchronous digital circuit synthesis , 1996, Proceedings of International Conference on Application Specific Systems, Architectures and Processors: ASAP '96.
[7] Jia Di,et al. Designing Asynchronous Circuits using NULL Convention Logic (NCL) , 2009, Designing Asynchronous Circuits using NULL Convention Logic.
[8] Kwen-Siong Chong,et al. Fine-grained power gating for leakage and short-circuit power reduction by using asynchronous-logic , 2009, 2009 IEEE International Symposium on Circuits and Systems.
[9] Kaushik Roy,et al. Exploring Asynchronous Design Techniques for Process-Tolerant and Energy-Efficient Subthreshold Operation , 2010, IEEE Journal of Solid-State Circuits.
[10] Alain J. Martin. Asynchronous Techniques for System-on-Chip Design Digital circuit designs that are not sensitive to delay promise to allow operation without clocks for future systems-on-a-chip. , 2006 .