A robust asynchronous approach for realizing ultra-low power digital Self-Adaptive VDD Scaling system

Self-Adaptive VDD Scaling (SAVS) technique achieves power/energy reduction by dynamically scaling VDD for the prevailing conditions. However, when applied in sub-threshold (sub-Vt) region, robustness issues need to be addressed due to the severe delay uncertainty associated with sub-Vt Process, Voltage, and Temperature (PVT) variations. To ensure robustness for sub-Vt SAVS, we adopt the asynchronous-logic (async) Quasi-Delay-Insensitive (QDI) approach. To address the usual power/energy overheads associated with conventional async QDI systems, we further propose a hardware-simplified version of QDI (`pseudo-QDI') with an easy-to-met implicit timing. Prototype ICs embodying async filter banks realized in both the conventional QDI and pseudo-QDI have demonstrated the extreme robustness of the proposed approach against sub-Vt PVT variations. Measurement results further suggest pseudo-QDI's energy (~40% lower) and area (~1.34× smaller) advantages as compared to its conventional QDI counterpart.

[1]  Kwen-Siong Chong,et al.  Energy-Efficient Synchronous-Logic and Asynchronous-Logic FFT/IFFT Processors , 2007, IEEE Journal of Solid-State Circuits.

[2]  Maurits Ortmanns,et al.  A Study on self-timed asynchronous subthreshold logic , 2007, 2007 25th International Conference on Computer Design.

[3]  Alain J. Martin,et al.  Asynchronous Techniques for System-on-Chip Design , 2006, Proceedings of the IEEE.

[4]  Warren P. Snapp,et al.  Ultralow-Power Operation in Subthreshold Regimes Applying Clockless Logic , 2010, Proceedings of the IEEE.

[5]  Alex Kondratyev,et al.  Design of Asynchronous Circuits Using Synchronous CAD Tools , 2002, IEEE Des. Test Comput..

[6]  Scott A. Brandt,et al.  NULL Convention Logic/sup TM/: a complete and consistent logic for asynchronous digital circuit synthesis , 1996, Proceedings of International Conference on Application Specific Systems, Architectures and Processors: ASAP '96.

[7]  Jia Di,et al.  Designing Asynchronous Circuits using NULL Convention Logic (NCL) , 2009, Designing Asynchronous Circuits using NULL Convention Logic.

[8]  Kwen-Siong Chong,et al.  Fine-grained power gating for leakage and short-circuit power reduction by using asynchronous-logic , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[9]  Kaushik Roy,et al.  Exploring Asynchronous Design Techniques for Process-Tolerant and Energy-Efficient Subthreshold Operation , 2010, IEEE Journal of Solid-State Circuits.

[10]  Alain J. Martin.  Asynchronous Techniques for System-on-Chip Design Digital circuit designs that are not sensitive to delay promise to allow operation without clocks for future systems-on-a-chip. , 2006 .