TSV Replacement and Shield Insertion for TSV–TSV Coupling Reduction in 3-D Global Placement

Through silicon via (TSV) cross coupling can seriously degrade circuit performance of 3-D ICs if it is not considered during design. In this paper, we propose two algorithms which combine coupling-aware TSV placement with shield insertion to yield better results than either technique alone. We first introduce an algorithm for TSV placement assuming a fixed standard cell placement. The result of this algorithm is a 13% reduction in worst case coupling across all TSV pairs and a 90% reduction in the total number of TSV pairs violating an imposed coupling threshold. We then introduce a second algorithm that perturbs a given standard cell and TSV placement to improve coupling. This second algorithm yields a 17% reduction in worst case coupling and removes all coupling violations. Both algorithms cause wirelength (WL) to increase no more than 5%. Our algorithms offer a large improvement to TSV-TSV coupling at the expense of only a meager degradation of total WL, and in many designs and applications this trade-off is well justified.

[1]  Sung Kyu Lim,et al.  Signal integrity analysis and optimization for 3D ICs , 2011, 2011 12th International Symposium on Quality Electronic Design.

[2]  Ankur Srivastava,et al.  Coupling-aware force driven placement of TSVs and shields in 3D-IC layouts , 2014, ISPD '14.

[3]  Ankur Srivastava,et al.  Geometric approach to chip-scale TSV shield placement for the reduction of TSV coupling in 3D-ICs , 2013, GLSVLSI '13.

[4]  Chris C. N. Chu,et al.  FastPlace 3.0: A Fast Multilevel Quadratic Placement Algorithm with Placement Congestion Control , 2007, 2007 Asia and South Pacific Design Automation Conference.

[5]  M. Swaminathan,et al.  DesignCon 2012 Electrical Design and Modeling Challenges for 3 D System Integration , 2011 .

[6]  Yao-Wen Chang,et al.  NTUplace3: An Analytical Placer for Large-Scale Mixed-Size Designs With Preplaced Blocks and Density Constraints , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Ankur Srivastava,et al.  Thermal stress aware 3D-IC statistical static timing analysis , 2013, GLSVLSI '13.

[8]  Jason Cong,et al.  A 3D physical design flow based on Open Access , 2009, 2009 International Conference on Communications, Circuits and Systems.

[9]  Sung Kyu Lim,et al.  Full-chip TSV-to-TSV coupling analysis and optimization in 3D IC , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).

[10]  Joungho Kim,et al.  Through silicon via (TSV) shielding structures , 2010, 19th Topical Meeting on Electrical Performance of Electronic Packaging and Systems.

[11]  Sung Kyu Lim,et al.  A study of Through-Silicon-Via impact on the 3D stacked IC layout , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[12]  Ulf Schlichtmann,et al.  Kraftwerk2—A Fast Force-Directed Quadratic Placement Approach Using an Accurate Net Model , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.