2-D Physics-Based Compact DC Modeling of Double-Gate Tunnel-FETs

This paper presents the derivation of a compact dc modeling approach for the band-to-band tunneling current in double-gate tunnel-field effect transistors (TFETs). The physics-based model equations are solved in closed form by including 2-D effects and are implemented in the hardware description language Verilog-A. The verification of the model is done in two steps. First, the modeling approach is verified by TCAD Sentaurus simulation data of the band diagram, the transfer current, and the output current characteristics as well as the output conductance. The modeling results show a good agreement with the TCAD data. Then, measurement data of complementary nanowire gate-all-around TFET devices are utilized to verify the model and to show possible fields of application. As a part of the verification, the benefits and limitations are analyzed and discussed. The numerical stability and flexibility of the model are pointed out by performing simulations of a single-stage TFET inverter.

[1]  Antonios Bazigos,et al.  Compact modeling of DG-Tunnel FET for Verilog-A implementation , 2015, 2015 45th European Solid State Device Research Conference (ESSDERC).

[2]  Michael Graef,et al.  Improved analytical potential modeling in double-gate tunnel-FETs , 2014, 2014 Proceedings of the 21st International Conference Mixed Design of Integrated Circuits and Systems (MIXDES).

[3]  Michael Graef,et al.  Implementation of a DC compact model for double-gate Tunnel-FET based on 2D calculations and application in circuit simulation , 2016, 2016 46th European Solid-State Device Research Conference (ESSDERC).

[4]  L. Esaki,et al.  Tunneling in a finite superlattice , 1973 .

[5]  Ian A. Young,et al.  Design of Low Voltage Tunneling-FET Logic Circuits Considering Asymmetric Conduction Characteristics , 2014, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[6]  Benjamín Iñíguez,et al.  An Area Equivalent WKB Approach to Calculate the B2B Tunneling Probability for a Numerical Robust Implementation in TFET Compact Models , 2018, 2018 25th International Conference "Mixed Design of Integrated Circuits and System" (MIXDES).

[7]  P. Singh,et al.  2-D Analytical Modeling of the Electrical Characteristics of Dual-Material Double-Gate TFETs With a SiO2/HfO2 Stacked Gate-Oxide Structure , 2017, IEEE Transactions on Electron Devices.

[8]  Advanced Analytical Modeling of Double-Gate Tunnel-FETs - A Performance Evaluation , 2017 .

[9]  A. Seabaugh,et al.  Tunnel Field-Effect Transistors: State-of-the-Art , 2014, IEEE Journal of the Electron Devices Society.

[10]  P. Singh,et al.  2-D Analytical Drain Current Model of Double-Gate Heterojunction TFETs With a SiO2/HfO2 Stacked Gate-Oxide Structure , 2018, IEEE Transactions on Electron Devices.

[11]  Sebastiano Strangio,et al.  Experimental demonstration of strained Si nanowire GAA n-TFETs and inverter operation with complementary TFET logic at low supply voltages , 2016 .

[12]  Mansun Chan,et al.  SPICE Modeling of Double-Gate Tunnel-FETs Including Channel Transports , 2014, IEEE Transactions on Electron Devices.

[13]  David Blaauw,et al.  Low power circuit design based on heterojunction tunneling transistors (HETTs) , 2009, ISLPED.