Comparison of device performance and scaling capability of thin-body GOI and SOI MOSFETs
暂无分享,去创建一个
Ru Huang | Xing Zhang | Xia An | Yangyuan Wang | Ru Huang | Yangyuan Wang | X. An | Xing Zhang
[1] Yuan Taur,et al. Device scaling limits of Si MOSFETs and their application dependencies , 2001, Proc. IEEE.
[2] H.-S.P. Wong,et al. Self-aligned n-channel germanium MOSFETs with a thin Ge oxynitride gate dielectric and tungsten gate , 2004, IEEE Electron Device Letters.
[3] Chi On Chui,et al. A germanium NMOSFET process integrating metal gate and improved hi-/spl kappa/ dielectrics , 2003, IEEE International Electron Devices Meeting 2003.
[4] Junji Koga,et al. Experimental study on carrier transport mechanisms in double- and single-gate ultrathin-body MOSFETs - Coulomb scattering, volume inversion, and /spl delta/T/sub SOI/-induced scattering , 2003, IEEE International Electron Devices Meeting 2003.
[5] W. Haensch,et al. High mobility p-channel germanium MOSFETs with a thin Ge oxynitride gate dielectric , 2002, Digest. International Electron Devices Meeting,.
[6] J. Koga,et al. Experimental study on carrier transport mechanism in ultrathin-body SOI MOSFETs , 2003, International Conference on Simulation of Semiconductor Processes and Devices, 2003. SISPAD 2003..
[7] Chi On Chui,et al. Electro-thermal comparison and performance optimization of thin-body SOI and GOI MOSFETs , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
[8] C. O. Chui,et al. Advanced germanium MOSFET technologies with high-/spl kappa/ gate dielectrics and shallow junctions , 2004, 2004 International Conference on Integrated Circuit Design and Technology (IEEE Cat. No.04EX866).
[9] Jeffrey Bokor,et al. Gate length scaling and threshold voltage control of double-gate MOSFETs , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).
[10] Albert Chin,et al. Very low defects and high performance Ge-on-insulator p-MOSFETs with Al/sub 2/O/sub 3/ gate dielectrics , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).
[11] Chi On Chui,et al. A sub-400/spl deg/C germanium MOSFET technology with high-/spl kappa/ dielectric and metal gate , 2002, Digest. International Electron Devices Meeting,.
[12] T. Numata,et al. Experimental study on carrier transport mechanism in ultrathin-body SOI nand p-MOSFETs with SOI thickness less than 5 nm , 2002, Digest. International Electron Devices Meeting,.
[13] T. Schulz,et al. Impact of technology parameters on inverter delay of UTB-SOI CMOS , 2002, 2002 IEEE International SOI Conference.
[14] Chenming Hu,et al. Ultrathin-body SOI MOSFET for deep-sub-tenth micron era , 2000, IEEE Electron Device Letters.
[15] F. Trumbore,et al. Solid solubilities of impurity elements in germanium and silicon , 1960 .
[16] C.H. Huang,et al. Al/sub 2/O/sub 3/-Ge-on-insulator n- and p-MOSFETs with fully NiSi and NiGe dual gates , 2004, IEEE Electron Device Letters.
[17] L. Selmi,et al. Low field mobility of ultra-thin SOI N- and P-MOSFETs: Measurements and implications on the performance of ultra-short MOSFETs , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).
[18] A. Khakifirooz,et al. On the electron mobility in ultrathin SOI and GOI , 2004, IEEE Electron Device Letters.
[19] H.-S.P. Wong,et al. Electrical characterization of germanium p-channel MOSFETs , 2003, IEEE Electron Device Letters.