Design paradigm for standard agnostic channelization in flexible mobile radios

Computationally intensive functions in the radio baseband have been typically implemented using dedicated hardware accelerators. The requirement of flexibility and multimode support in emerging communication paradigms has introduced new design challenges for implementing these accelerator cores, which were typically optimized for a single mode of operation. This paper focuses on the design of multimode accelerators for the channelization function in a flexible radio. This work introduces a theoretical framework, to systematically identify commonalities and redundancies in the channelization specification across multiple modes. A novel sample rate conversion ratio factorization strategy is also introduced, that allows a significant portion of the channelization accelerator to be hardwired and reused across multiple modes of operation.

[1]  Tim Hentschel,et al.  Continuous-Time Digital Filters for Sample-Rate Conversion in Reconfigurable Radio Terminals , 2001 .

[2]  Jouko Vankka Digital Synthesizers and Transmitters for Software Radio , 2005 .

[3]  Robert Bregovic,et al.  Multirate Systems and Filter Banks , 2002 .

[4]  A. Tkacenko Variable Sample Rate Conversion Techniques for the Advanced Receiver , 2007 .

[5]  Simon Haykin,et al.  Cognitive radio: brain-empowered wireless communications , 2005, IEEE Journal on Selected Areas in Communications.

[6]  Srikanth V. Krishnamurthy,et al.  Ad Hoc Networks: Technologies And Protocols , 2009, ADHOCNETS 2010.

[7]  Gerhard Fettweis,et al.  The digital front-end of software radio terminals , 1999, IEEE Wirel. Commun..

[8]  Keshab K. Parhi,et al.  Order-configurable programmable power-efficient FIR filters , 1996, Proceedings of 3rd International Conference on High Performance Computing (HiPC).

[9]  Jan M. Rabaey Silicon Platforms for the Next Generation Wireless Systems - What Role Does Reconfigurable Hardware Play? , 2000, FPL.

[10]  A. Dempster,et al.  Use of minimum-adder multiplier blocks in FIR digital filters , 1995 .

[11]  Chip-Hong Chang,et al.  Information Theoretic Approach to Complexity Reduction of FIR Filter Design , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  E. Hogenauer,et al.  An economical class of digital filters for decimation and interpolation , 1981 .

[13]  Gerhard Fettweis,et al.  Sample rate conversion for software radio , 2000 .

[14]  Carol Barrett Low-Power Decimation Filter Design for Multi-Standard Transceiver Applications , 1997 .

[15]  Giovanni De Micheli,et al.  Synthesis and Optimization of Digital Circuits , 1994 .

[16]  Miodrag Potkonjak,et al.  Multiple constant multiplications: efficient and versatile framework and algorithms for exploring common subexpression elimination , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..