Integration schemes and enabling technologies for three-dimensional integrated circuits

Various integration schemes and key enabling technologies for wafer-level three-dimensional integrated circuits (3D IC) are reviewed and discussed. Stacking orientations (face up or face down), methods of wafer bonding (metallic, dielectric or hybrid), formation of through-silicon via (TSV) (via first, via middle or via last) and singulation level (wafer-to-wafer or chip-to-wafer) are options for 3D IC integration schemes. Key enabling technologies, such as alignment, Cu-Cu bonding and TSV fabrication, are described as well. Improved performance, such as lower latency and higher bandwidth, lower power consumption, smaller form factor, lower cost and heterogeneous integration of disparate functionalities, are made possible in the next generation of electronics products with the realisation of 3D IC.

[1]  R. Gutmann,et al.  Wafer Level 3-D ICs Process Technology , 2008 .

[2]  Anna W. Topol,et al.  Electrical integrity of state-of-the-art 0.13 /spl mu/m SOI CMOS devices and circuits transferred for three-dimensional (3D) integrated circuit (IC) fabrication , 2002, Digest. International Electron Devices Meeting,.

[3]  Cheng-Ta Ko,et al.  Wafer-level bonding/stacking technology for 3D integration , 2010, Microelectron. Reliab..

[4]  Pierric Gueguen,et al.  Copper direct bonding for 3D integration , 2008, 2008 International Interconnect Technology Conference.

[5]  C. Bower,et al.  High density vertical interconnects for 3-D integration of silicon integrated circuits , 2006, 56th Electronic Components and Technology Conference 2006.

[6]  Kaustav Banerjee,et al.  3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration , 2001, Proc. IEEE.

[7]  Peter Enoksson,et al.  Low temperature full wafer adhesive bonding of structured wafers , 2000 .

[8]  Dennis Sylvester,et al.  Analytical modeling and characterization of deep-submicrometer interconnect , 2001 .

[9]  James D. Meindl,et al.  Interconnect limits on gigascale integration (GSI) , 2001, 2001 6th International Symposium on Plasma- and Process-Induced Damage (IEEE Cat. No.01TH8538).

[10]  X. Gu,et al.  A 300-mm wafer-level three-dimensional integration scheme using tungsten through-silicon via and hybrid Cu-adhesive bonding , 2008, 2008 IEEE International Electron Devices Meeting.

[11]  Jian-Qiang Lu,et al.  Copper Metallization Needs for Wafer-Level, Three-Dimensional Integration , 2006 .

[12]  G. Stemme,et al.  Low temperature full wafer adhesive bonding , 2001 .

[13]  Eric Beyne,et al.  3D System Integration Technologies , 2006, 2006 International Symposium on VLSI Technology, Systems, and Applications.

[14]  Ate He,et al.  All-copper chip-to-substrate interconnects: Bonding, testing, and design for electrical performance and thermo-mechanical reliability , 2008, 2008 58th Electronic Components and Technology Conference.

[15]  Mitsumasa Koyanagi,et al.  Handbook of 3D Integration , 2008 .

[16]  Jian Yu,et al.  Low Temperature Copper-Nanorod Bonding for 3D Integration , 2006 .

[17]  Chuan Seng Tan,et al.  Achieving low temperature Cu to Cu diffusion bonding with self assembly monolayer (SAM) passivation , 2009, 2009 IEEE International Conference on 3D System Integration.

[18]  N. Kernevez,et al.  Three dimensional chip stacking using a wafer-to-wafer integration , 2007, 2007 IEEE International Interconnect Technology Conferencee.

[19]  Ulrich Ramacher,et al.  3D chip stack technology using through-chip interconnects , 2005, IEEE Design & Test of Computers.

[20]  A. Kumar,et al.  3-D INTEGRATION USING WAFER BONDING , 2000 .

[21]  Chuan Seng Tan,et al.  Cu-Cu diffusion bonding enhancement at low temperature by surface passivation using self-assembled monolayer of alkane-thiol , 2009 .

[22]  Kuan-Neng Chen,et al.  Morphology and Bond Strength of Copper Wafer Bonding , 2004 .

[23]  Krishna C. Saraswat,et al.  Realistic copper interconnect performance with technological constraints , 2001, Proceedings of the IEEE 2001 International Interconnect Technology Conference (Cat. No.01EX461).

[24]  C.K. Chen,et al.  A wafer-scale 3-D circuit integration technology , 2006, IEEE Transactions on Electron Devices.

[25]  Tadatomo Suga,et al.  Room temperature Cu–Cu direct bonding using surface activated bonding method , 2003 .

[26]  Anna W. Topol,et al.  Structure, Design and Process Control for Cu Bonded Interconnects in 3D Integrated Circuits , 2006, 2006 International Electron Devices Meeting.

[27]  Kaustav Banerjee,et al.  Interconnect limits on gigascale integration (GSI) in the 21st century , 2001, Proc. IEEE.

[28]  Philip G. Emma,et al.  Is 3D chip technology the next growth engine for performance improvement? , 2008, IBM J. Res. Dev..

[29]  Paul Enquist.  High Density Direct Bond Interconnect (DBI) Technology for Three Dimensional Integrated Circuit Applications , 2006 .

[30]  Carl V. Thompson,et al.  Formation of Cu–Cu interfaces with ideal adhesive strengths via room temperature pressure bonding in ultrahigh vacuum , 2007 .

[31]  Paul A. Kohl,et al.  All-Copper Chip-to-Substrate Interconnection , 2010 .

[32]  K.-N. Chen,et al.  Reliability of a 300-mm-compatible 3DI technology based on hybrid Cu-adhesive wafer bonding , 2006, 2009 Symposium on VLSI Technology.

[33]  Chuan Seng Tan,et al.  Silicon Multilayer Stacking Based on Copper Wafer Bonding , 2005 .

[34]  Jian-Qiang Lu,et al.  Wafer-Level 3D Integration Technology Platforms for ICs and MEMS , 2005 .

[35]  K. Moon,et al.  Wafer bonding using microwave heating of parylene for MEMS packaging , 2004, 2004 Proceedings. 54th Electronic Components and Technology Conference (IEEE Cat. No.04CH37546).

[36]  Henrik Jakobsen,et al.  Strong, high-yield and low-temperature thermocompression silicon wafer-level bonding with gold , 2004 .

[37]  S. Das,et al.  Fabrication technologies for three-dimensional integrated circuits , 2002, Proceedings International Symposium on Quality Electronic Design.

[38]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.

[39]  M. Haond.  Lateral isolation in SOI CMOS technology , 1990, 1990 IEEE SOS/SOI Technology Conference. Proceedings.

[40]  Peter Ramm,et al.  Handbook of 3D integration : technology and applications of 3D integrated circuits , 2012 .