A dynamic computing platform for image and video processing applications

We present a dynamic computing platform that allows for rapid prototyping of image and video processing applications systems. Here, an Ethernet MAC is used to stream video in and out of the FPGA. The output video is also sent to a video port for display. The system features a simple way to specify the dynamic video processing modules that are going to be multiplexed in time. The dynamic control is user-specified in the embedded processor's software routine. We test the platform on two video processing applications, where the system's overall performance is evaluated as a function of the reconfiguration rate.

[1]  Guillermo A. Vera.  A dynamic arithmetic architecture: precision, power and performance considerations , 2008 .

[2]  Gianluca Palermo,et al.  An Internal Partial Dynamic Reconfiguration Implementation of the JPEG Encoder for Low-Cost FPGAsb , 2007, IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07).

[3]  John Hoffman.  High-speed dynamic partial reconfiguration for field programmable gate arrays , 2009 .

[4]  Luis Entrena,et al.  Coarse-grain dynamically reconfigurable coprocessor for image processing in SOPC , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[5]  Jürgen Becker,et al.  Dynamic and Partial FPGA Exploitation , 2007, Proceedings of the IEEE.

[6]  Daniel Llamocca,et al.  A dynamically reconfigurable parallel pixel processing system , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[7]  Bin Zhang,et al.  A multi-platform controller allowing for maximum Dynamic Partial Reconfiguration throughput , 2008, 2008 International Conference on Field Programmable Logic and Applications.