Inter-Wire Coupling Reduction Analysis of Bus-Invert Coding

Bus-invert (BI) coding is the first encoding method for reducing peak and average self-switching power on a bus. It can also reduce capacitive coupling between bus lines. Although it is no longer used as a stand-alone method, it is often used as a starting point for developing a more sophisticated method. Despite its wide use, researchers in the past often resorted to simulations or depended on their intuition to obtain the switching and coupling characteristics. We clearly need a simple but accurate way to carry out this task. We previously published results on BI coding analysis for switching activity reduction. In this paper we conduct a theoretical analysis of BI coding for coupling reduction for uncorrelated uniformly distributed data. Our findings include a set of closed-form formulas for computing the number of couplings per bus transfer for a nonpartitioned versus a partitioned bus. These formulas are simple and easily understandable. They can be readily used for calculating couplings by simply plugging one or two parameter values into them.

[1]  Naresh R. Shanbhag,et al.  Coding for systern-on-chip networks: a unified framework , 2004, Proceedings. 41st Design Automation Conference, 2004..

[2]  Tughrul Arslan,et al.  Low power system on chip bus encoding scheme with crosstalk noise reduction capability , 2006 .

[3]  Uwe Schwiegelshohn,et al.  Simultaneously optimizing crosstalk and power for instruction bus coupling capacitance using wire pairing , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Yehea I. Ismail,et al.  Low power coupling-based encoding for on-chip buses , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[5]  Anantha Chandrakasan,et al.  A bus energy model for deep submicron technology , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[6]  V. Kamakoti,et al.  A bus encoding technique for power and cross-talk minimization , 2004, 17th International Conference on VLSI Design. Proceedings..

[7]  Jörg Henkel,et al.  A dictionary-based en/decoding scheme for low-power data buses , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[8]  Sani R. Nassif,et al.  Optimal shielding/spacing metrics for low power design , 2003, IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings..

[9]  Enrico Macii,et al.  Low-energy encoding for deep-submicron address buses , 2001, ISLPED'01: Proceedings of the 2001 International Symposium on Low Power Electronics and Design (IEEE Cat. No.01TH8581).

[10]  Sung-Mo Kang,et al.  Coupling-driven signal encoding scheme for low-power interface design , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[11]  Norman Scheinberg,et al.  Encoding to Reduce Crosstalk Noise and Power Dissipation: A New Closed Formula , 2006, 2006 49th IEEE International Midwest Symposium on Circuits and Systems.

[12]  Kevin Skadron,et al.  Odd/even bus invert with two-phase transfer for buses with coupling , 2002, ISLPED '02.

[13]  Mircea R. Stan,et al.  Limited-weight codes for low-power I/O , 1994 .

[14]  Rung-Bin Lin,et al.  Theoretical analysis of bus-invert coding , 2002, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).

[15]  Enrico Macii,et al.  Combining wire swapping and spacing for low-power deep-submicron buses , 2003, GLSVLSI '03.

[16]  Baback A. Izadi,et al.  A Novel Deep Sub-micron Bus Coding for Low Energy , 2004 .

[17]  Yao-Wen Chang,et al.  RLC Coupling-Aware Simulation and On-Chip Bus Encoding for Delay Reduction , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[18]  André K. Nieuwland,et al.  Why transition coding for power minimization of on-chip buses does not work , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[19]  Taewhan Kim.  Low Power Bus Encoding with Crosstalk Delay Elimination , 2002 .

[20]  Taewhan Kim,et al.  Enhanced bus invert encodings for low-power , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[21]  Chunjie Duan,et al.  Exploiting crosstalk to speed up on-chip buses , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[22]  M. B. Srinivas,et al.  Delay and Power Minimization in VLSI Interconnects with Spatio-Temporal Bus-Encoding Scheme , 2007, IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07).

[23]  Shyh-Chyi Wong,et al.  Modeling of interconnect capacitance, delay, and crosstalk in VLSI , 2000 .

[24]  Mircea R. Stan,et al.  Low-power encodings for global communication in CMOS VLSI , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[25]  Alan C. Thomas,et al.  Level-specific lithography optimization for 1-Gb DRAM , 2000 .

[26]  V. Izzo,et al.  Bus-Invert Coding for Low Noise, Low Power 2eSST VME64x Block Transfers , 2007, IEEE Transactions on Nuclear Science.

[27]  M. B. Srinivas,et al.  Bus-encoding technique to reduce delay, power and simultaneous switching noise (SSN) in RLC interconnects , 2007, GLSVLSI '07.

[28]  W. W. Peterson,et al.  Error-Correcting Codes. , 1962 .

[29]  Sung-Mo Kang,et al.  EXODUS: inter-module bus-encoding scheme for system-on-a-chip , 2000 .

[30]  Mircea R. Stan,et al.  Bus-invert coding for low-power I/O , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[31]  Madhu Mutyam,et al.  Preventing crosstalk delay using Fibonacci representation , 2004, 17th International Conference on VLSI Design. Proceedings..

[32]  Bashir M. Al-Hashimi,et al.  Minimization of crosstalk noise, delay and power using a modified bus invert technique , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[33]  Chunjie Duan,et al.  Analysis and avoidance of cross-talk in on-chip buses , 2001, HOT 9 Interconnects. Symposium on High Performance Interconnects.

[34]  Jorg Henkel,et al.  A/sup 2/BC: adaptive address bus coding for low power deep sub-micron designs , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[35]  Taewhan Kim,et al.  Coupling-aware high-level interconnect synthesis [IC layout] , 2004, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[36]  Shiyan Hu,et al.  A New Twisted Differential Line Structure in Global Bus Design , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[37]  Enrico Macii,et al.  Wire placement for crosstalk energy minimization in address buses , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[38]  Chi-Ying Tsui,et al.  Re-configurable bus encoding scheme for reducing power consumption of the cross coupling capacitance for deep sub-micron instruction bus , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[39]  Kurt Keutzer,et al.  Bus encoding to prevent crosstalk delay , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[40]  Magdy A. Bayoumi,et al.  Transition Skew Coding: A Power and Area Efficient Encoding Technique for Global On-Chip Interconnects , 2007, 2007 Asia and South Pacific Design Automation Conference.

[41]  Rung-Bin Lin,et al.  Is more redundancy better for on-chip bus encoding , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[42]  Takayasu Sakurai,et al.  Coupling-driven bus design for low-power application-specific systems , 2001, DAC '01.

[43]  C. Kyung,et al.  Reducing cross-coupling among interconnect wires in deep-submicron datapath design , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).

[44]  M. B. Srinivas,et al.  Minimizing simultaneous switching noise (SSN) using modified odd/even bus invert method , 2006, Third IEEE International Workshop on Electronic Design, Test and Applications (DELTA'06).

[45]  Dean Isaacson,et al.  Markov Chains: Theory and Applications , 1976 .