论文信息 - A Single-Electron-Transistor Logic Gate Family for Binary, Multiple-Valued and Mixed-Mode Logic( New System Paradigms for Integrated Electronics)

A Single-Electron-Transistor Logic Gate Family for Binary, Multiple-Valued and Mixed-Mode Logic( New System Paradigms for Integrated Electronics)

This paper presents a model-based study of SET (Single-Electron-Transistor) logic gate family for synthesizing binary, MV (Multiple-Valued) and mixed-mode logic circuits. The use of SETs combined with MOS transistors allows compact realization of basic logic functions that exhibit periodic transfer characteristics. The operation of basic SET logic gates is successfully confirmed through SPICE circuit simulation based on the physical device model of SETs. The proposed SET logic gates are useful for implementing binary logic circuits, MV logic circuits and binary-MV mixed-mode logic circuits in a highly flexible manner. As an example, this paper describes design of various parallel counters for carry-propagation-free arithmetic, where MV signals are effectively used to achieve higher functionality with lower hardware complexity.

[1] Hiroshi Inokawa,et al. A Simulation Methodology for Single-Electron Multiple-Valued Logics and Its Application to a Latched Parallel Counter , 2004 .

[2] Michitaka Kameyama,et al. Multiple-Valued Logic-in-Memory VLSI Architecture Based on Floating-Gate-MOS Pass-Transistor Logic , 1999 .

[3] Shoji Kawahito,et al. High-Speed Area-Efficient Multiplier Design Using Multiple-Valued Current-Mode Circuits , 1994, IEEE Trans. Computers.

[4] H. Inokawa,et al. A compact analytical model for asymmetric single-electron tunneling transistors , 2003 .

[5] Hiroshi Inokawa,et al. Experimental and simulation studies of single-electron-transistor-based multiple-valued logic , 2003, 33rd International Symposium on Multiple-Valued Logic, 2003. Proceedings..

[6] Hiroshi Inokawa,et al. Silicon single-electron devices , 1999 .

[7] Konstantin K. Likharev,et al. Single-electron devices and their applications , 1999, Proc. IEEE.

[8] T. Nagano,et al. An asymmetrically doped buried-layer (ADB) structure for low-voltage mixed analog-digital CMOS LSI's , 1999 .

[9] Jun Sakiyama,et al. Counter Tree Diagrams: A Unified Framework for Analyzing Fast Addition Algorithms , 2003, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..