Adders are key components in digital signal processing,
performing not only addition operations, but also many other functions such
as subtraction, multiplication and division. The difficulty with comparing
adder structures from different sources is that quite often different
implementation techniques and technologies have been used in the design. A
second problem that arises when comparing structures is that several
different measurement techniques may have been used, the target
technology can differ and key features may not been measured. Therefore,
this paper will investigate the seven most commonly used adder structures
in a way which makes them directly comparable. This is achieved by
implementing all adder structures with the same technology, the same level
of abstraction and then using the same set of tools to determine the features
of each of the designs.
[1]
Peter Pirsch,et al.
Architectures for digital signal processing
,
1998
.
[2]
A.Th. Schwarzbacher,et al.
Rapid Estimation of the Active Capacitance of VLSI CMOS Circuits
,
2000
.
[3]
M. Brutscheck,et al.
Constant Divider Structures of the Form 2 n ±1
,
2000
.
[4]
Vitit Kantabutra.
Designing Optimum One-Level Carry-Skip Adders
,
1993,
IEEE Trans. Computers.
[5]
Anantha P. Chandrakasan,et al.
Low-power CMOS digital design
,
1992
.
[6]
D. K. Bradley,et al.
Designing Optimum One-Level Carry-Skip Adders
,
1993
.
[7]
Jien-Chung Lo,et al.
A Fast Binary Adder with Conditional Carry Generation
,
1997,
IEEE Trans. Computers.