Online Protocol Testing for FPGA Based Fault Tolerant Systems

In this paper, the methodology for automated design of checker for communication protocol testing is presented. Based on the level of checking, different design strategies can be performed - in the paper the lowest level is presented. The definition of dedicated language for the description of possible communication faults is presented. The core generator is used to produce VHDL code describing the behaviour of the checker.

[1]  Hana Kubatova,et al.  Fault tolerant system design method based on self-checking circuits , 2006, 12th IEEE International On-Line Testing Symposium (IOLTS'06).

[2]  Katell Morin-Allory,et al.  Proven correct monitors from PSL specifications , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[3]  Heinrich Theodor Vierhaus,et al.  Perspectives of combining online and offline test technology for dependable systems on a chip , 2003, 9th IEEE On-Line Testing Symposium, 2003. IOLTS 2003..

[4]  Cecilia Metra,et al.  Path (min) delay faults and their impact on self-checking circuits operation , 2006, 12th IEEE International On-Line Testing Symposium (IOLTS'06).

[5]  Edward J. McCluskey,et al.  Reconfigurable architecture for autonomous self-repair , 2004, IEEE Design & Test of Computers.