Impacts of NBTI and PBTI on SRAM static/dynamic noise margins and cell failure probability

Negative and Positive Bias Temperature Instabilities (NBTI (in PFET) and PBTI (in NFET)) weaken MOSFETs with time. The impact of such device degradation can be severe in Static Random Access Memories (SRAMs) wherein stability is governed by relative strengths of FETs. Degradation in stability with time under ‘worst case condition’ gets more important because of reduced guard-banding due to process induced instability. In this work, circuit insights into worst-case conditions and effect of NBTI and PBTI, individually and in combination, on the stability of an SRAM cell are presented. It is shown that measurable quantities such as static noise-margin are not sufficient to completely understand the combined effect of NBTI and PBTI. Monte-Carlo simulations are performed in a 45 nm PDSOI technology to estimate the increase in cell failure probability with time. In worst case, NBTI and PBTI both degrade read stability (significantly) and writability (marginally). Further, we analyze the choice of optimal power supply considering the trade-off between short-term stability (due to process variations) and long-term stability (due to NBTI/PBTI) to achieve six-sigma confidence in SRAM cell robustness.

[1]  Massimo V. Fischetti,et al.  Charge trapping related threshold voltage instabilities in high permittivity gate dielectric stacks , 2003 .

[2]  Sani R. Nassif,et al.  High Performance CMOS Variability in the 65nm Regime and Beyond , 2006, 2007 IEEE International Electron Devices Meeting.

[3]  C.H. Yu,et al.  Time Dependent Vccmin Degradation of SRAM Fabricated with High-k Gate Dielectrics , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[4]  T. Grasser,et al.  Simultaneous Extraction of Recoverable and Permanent Components Contributing to Bias-Temperature Instability , 2007, 2007 IEEE International Electron Devices Meeting.

[5]  Muhammad Ashraful Alam,et al.  A comprehensive model of PMOS NBTI degradation , 2005, Microelectron. Reliab..

[6]  J. W. Meredith,et al.  Microelectronics reliability , 1988, IEEE Region 5 Conference, 1988: 'Spanning the Peaks of Electrotechnology'.

[7]  G. Ribes,et al.  Interface traps and oxide traps under NBTI and PBTI in advanced CMOS technology with a 2nm gate-oxide , 2003, IEEE International Integrated Reliability Workshop Final Report, 2003.

[8]  Rajiv V. Joshi,et al.  Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[9]  C. Cabral,et al.  A Comparative Study of NBTI and PBTI (Charge Trapping) in SiO2/HfO2 Stacks with FUSI, TiN, Re Gates , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..

[10]  S. Zafar.  Statistical mechanics based model for negative bias temperature instability induced degradation , 2005 .

[11]  Kaushik Roy,et al.  Impact of Negative-Bias Temperature Instability in Nanoscale SRAM Array: Modeling and Analysis , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  K.C. Huang,et al.  Prediction and Control of NBTI -- Induced SRAM Vccmin Drift , 2006, 2006 International Electron Devices Meeting.

[13]  Kaushik Roy,et al.  Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.