A Case Study on At-Speed Testing for a Gigahertz Microprocessor

This paper describes a low cost, high quality at-speed testing strategy implemented on a gigahertz microprocessor with multi-clock domains. The presented DFT method not only utilizes the internal phase-locked loops (PLLs) to provide complex test clock sequences, but also applies a hybrid scan compression structure to reduce test data volume. It is difficult and time-consuming to generate at-speed tests for a design with embedded memories and multi-clock domains. The proposed test pattern generation scheme can gain transition fault coverage of approximately 83% for this high-performance microprocessor, and the test power consumption is well controlled.

[1]  Xu Yang,et al.  Implementing a 1GHz Four-Issue Out-of-Order Execution Microprocessor in a Standard Cell ASIC Methodology , 2007, Journal of Computer Science and Technology.

[2]  Yu Hu,et al.  The design-for-testability features of a general purpose microprocessor , 2007, 2007 IEEE International Test Conference.

[3]  Dat Tran,et al.  The testability features of the 3rd generation ColdFire/sup (R)/ family of microprocessors , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[4]  Kaushik Roy,et al.  Test challenges for deep sub-micron technologies , 2000, Proceedings - Design Automation Conference.

[5]  Jacob A. Abraham,et al.  On correlating structural tests with functional tests for speed binning of high performance design , 2004, 2004 International Conferce on Test.

[6]  John A. Waicukauski,et al.  Transition Fault Simulation by Parallel Pattern Single Fault Propagation , 1986, International Test Conference.

[7]  Janusz Rajski,et al.  High-frequency, at-speed scan testing , 2003, IEEE Design & Test of Computers.

[8]  Dawit Belete,et al.  Use of DFT techniques in speed grading a 1 GHz+ microprocessor , 2002, Proceedings. International Test Conference.

[9]  Melvin A. Breuer,et al.  Process variations and their impact on circuit operation , 1998, Proceedings 1998 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (Cat. No.98EX223).