Network processor design: issues and challenges

Since the deployment of the ARPANET in the 60s and the local area networks, Intranets, and the Internet in the 70s and 80s, research investigation and commercial product developments have focused on network infrastructures such as fiber trunks, routers, and switches, as well as OSI layers 2 and 3 protocol equipment. Recently, in response to the increasing complexity of the communication protocols and exploding demand for functionalities in network active components, chip manufacturers and researchers recently shifted their effort to the design and implementation of NPUs (network processing units). This work investigates the characteristics and properties of network applications and protocols. Understanding the requirements of these applications and protocols enables the formulation of the overall objectives and specifications in the design of NPUs. Some of the existing commercial products are surveyed and their functional objectives and design approaches are examined. We conclude with the current status of NPU development. Immediate challenges in design and implementation of NPUs, with respect to the rapid network expansion and increasing traffic demand, are also discussed.

[1]  Pierre G. Paulin,et al.  Network processors: a perspective on market requirements, processor architectures and embedded S/W tools , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[2]  Rainer Leupers,et al.  C compiler design for a network processor , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Andy D. Pimentel,et al.  TriMedia CPU64 architecture , 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040).

[4]  Tutomu Murase,et al.  A network processor architecture for flexible QoS control in very high-speed line interfaces , 2001, 2001 IEEE Workshop on High Performance Switching and Routing (IEEE Cat. No.01TH8552).

[5]  Tzi-cker Chiueh,et al.  Cache memory design for network processors , 2000, Proceedings Sixth International Symposium on High-Performance Computer Architecture. HPCA-6 (Cat. No.PR00550).

[6]  Tilman Wolf,et al.  Design Tradeoffs for Embedded Network Processors , 2002, ARCS.

[7]  Brian N. Bershad,et al.  Characterizing processor architectures for programmable network interfaces , 2000 .

[8]  Marcel Waldvogel,et al.  IBM PowerNP network processor: Hardware, software, and applications , 2003, IBM J. Res. Dev..

[9]  Ahmad Afsahi.  Analysis of a Latency Hiding Broadcasting Algorithm on a Reconfigurable Optical Interconnect , 2002 .

[10]  Patrick Crowley,et al.  Network Processors: An Introduction to Design Issues , 2003 .