Double-Gilbert mixer with enhanced linearity in 65 nm low-power CMOS technology

An innovative double-Gilbert-type down-conversion mixer is presented. It is designed and fabricated in a 65 nm low-power digital CMOS process. The mixer is based on the simple Gilbert-type mixer and utilizes a second mixer as active load. A second parallel mixer branch with switchable RC elements enables a high gain or a high linearity setting. A high 3rd-order input referred intercept point of +11.1 dBm is measured at a clock frequency of 1.5 GHz. A maximum conversion gain of 10.9 dB is achieved. A total power consumption of 6.0 mW from a 1.2 V supply is measured at the high-gain setting.

[1]  Bumman Kim,et al.  A New RF CMOS Gilbert Mixer With Improved Noise Figure and Linearity , 2008, IEEE Transactions on Microwave Theory and Techniques.

[2]  W. H. Ku,et al.  Low voltage performance of a microwave CMOS Gilbert cell mixer , 1997, IEEE J. Solid State Circuits.

[3]  Mohammed Ismail,et al.  A 1.9 GHz CMOS RF down-conversion mixer , 1997, Proceedings of 40th Midwest Symposium on Circuits and Systems. Dedicated to the Memory of Professor Mac Van Valkenburg.

[4]  Yueh-Hua Yu,et al.  A 1-V 900-MHz CMOS cascaded even-harmonic mixer , 2008, 2008 Asia-Pacific Microwave Conference.

[5]  K. Munusamy,et al.  A Highly Linear CMOS Down Conversion Double Balanced Mixer , 2006, 2006 IEEE International Conference on Semiconductor Electronics.