ERTG: A test generator for error-rate testing

A new concept called intelligible testing has been recently proposed to improve yields for a class of error tolerant systems, including audio, speech, graphics, video, and digital communications. Error rate, defined as the percentage of clock cycles for which the value at a circuit's outputs deviates from the corresponding error-free value, has been identified as a key measure of error severity. In error-rate testing, every fault that causes error rate greater than a threshold specified by the application is called an unacceptable fault; all other faults are called acceptable. The objective of error-rate testing is to detect every unacceptable fault while detecting none, or a minimum number, of the acceptable faults. In this paper we present a test generator for combinational circuits with the objective of detecting every unacceptable fault while minimizing the number of acceptable faults detected. Our test generator embodies new algorithms and cost functions that capture the properties of acceptable and unacceptable faults. Via experiments on several benchmarks we show that our approach can provide coverage of all unacceptable faults (high test quality) while significantly reducing the number of acceptable faults detected (high acceptance rate). In this manner, our approach helps improve yield via error-rate testing.

[1]  Melvin A. Breuer,et al.  The BALLAST Methodology for Structured Partial Scan Design , 1990, IEEE Trans. Computers.

[2]  Keith M. Chugg,et al.  Low complexity turbo-like codes , 2006 .

[3]  Sandeep Gupta,et al.  A Theory of Error-Rate Testing , 2006, 2006 International Conference on Computer Design.

[4]  Antonio Ortega,et al.  Hardware testing for error tolerant multimedia compression based on linear transforms , 2005, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05).

[5]  Sandeep K. Gupta,et al.  An ATPG for threshold testing: obtaining acceptable yield in future processes , 2002, Proceedings. International Test Conference.

[6]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[7]  Sandeep K. Gupta,et al.  Threshold testing: Covering bridging and other realistic faults , 2005, 14th Asian Test Symposium (ATS'05).

[8]  Melvin A. Breuer,et al.  Defect and error tolerance in the presence of massive numbers of defects , 2004, IEEE Design & Test of Computers.

[9]  Antonio Ortega,et al.  Analysis and testing for error tolerant motion estimation , 2005, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05).

[10]  Edward J. McCluskey,et al.  Derivation of optimum test sequences for sequential machines , 1964, SWCT.

[11]  Melvin A. Breuer,et al.  A novel test methodology based on error-rate to support error-tolerance , 2005, IEEE International Conference on Test, 2005..

[12]  Niraj K. Jha,et al.  Testing of Digital Systems , 2003 .

[13]  EDWARD J. McCLUSKEY,et al.  Fault Equivalence in Combinational Logic Networks , 1971, IEEE Transactions on Computers.

[14]  Melvin A. Breuer,et al.  Intelligible test techniques to support error-tolerance , 2004, 13th Asian Test Symposium.

[15]  Sandeep K. Gupta,et al.  Estimating Error Rate during Self-Test via One's Counting , 2006, 2006 IEEE International Test Conference.