Reduction in power consumption of packet counter on VIRTEX-6 FPGA by frequency scaling
暂无分享,去创建一个
[1] Bishwajeet Pandey,et al. SSTL based Low Power Thermal Efficient WLAN Specific 32 bit ALU Design on 28 nm FPGA , 2016 .
[2] Bishwajeet Pandey,et al. Thermal aware Internet of Things Enable Energy Efficient Encoder Design for Security on FPGA , 2015 .
[3] Tanesh Kumar,et al. FPGA Based Low Power DES Algorithm Design And Implementation using HTML Technology , 2016 .
[4] Stamatis Vassiliadis,et al. Regular expression matching for reconfigurable packet inspection , 2006, 2006 IEEE International Conference on Field Programmable Technology.
[5] John W. Lockwood,et al. Deep packet inspection using parallel bloom filters , 2004, IEEE Micro.
[6] Bishwajeet Pandey,et al. HSTL IO Standard Based Energy Efficient Multiplier Design using Nikhilam Navatashcaramam Dashatah on 28nm FPGA , 2015 .