An effective hybrid transactional memory system with strong isolation guarantees
暂无分享,去创建一个
Kunle Olukotun | Christoforos E. Kozyrakis | Jared Casper | JaeWoong Chung | Chi Cao Minh | Nathan Grasso Bronson | Austen McDonald | Martin Trautmann
[1] Maurice Herlihy,et al. Transactional Memory: Architectural Support For Lock-free Data Structures , 1993, Proceedings of the 20th Annual International Symposium on Computer Architecture.
[2] Mark Plesko,et al. Optimizing memory transactions , 2006, PLDI '06.
[3] A. McDonald,et al. Architectural Semantics for Practical Transactional Memory , 2006, ISCA 2006.
[4] James R. Larus,et al. Transactional Memory , 2006, Transactional Memory.
[5] Quinn Jacobson,et al. Architectural Support for Software Transactional Memory , 2006, 2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06).
[6] Dan Grossman,et al. Enforcing isolation and ordering in STM , 2007, PLDI '07.
[7] David A. Wood,et al. LogTM-SE: Decoupling Hardware Transactional Memory from Caches , 2007, 2007 IEEE 13th International Symposium on High Performance Computer Architecture.
[8] Michael F. Spear,et al. An integrated hardware-software approach to flexible transactional memory , 2007, ISCA '07.
[9] James R. Larus,et al. Transactional Memory (Synthesis Lectures on Computer Architecture) , 2007 .
[10] Bratin Saha,et al. McRT-STM: a high performance software transactional memory system for a multi-core runtime , 2006, PPoPP '06.
[11] Christoforos E. Kozyrakis,et al. Unlocking Concurrency , 2006, ACM Queue.
[12] David A. Wood,et al. LogTM: log-based transactional memory , 2006, The Twelfth International Symposium on High-Performance Computer Architecture, 2006..
[13] Milo M. K. Martin,et al. Subtleties of transactional memory atomicity semantics , 2006, IEEE Computer Architecture Letters.
[14] Mark Moir,et al. Hybrid transactional memory , 2006, ASPLOS XII.
[15] Brian T. Lewis,et al. Compiler and runtime support for efficient software transactional memory , 2006, PLDI '06.
[16] Josep Torrellas,et al. Bulk Disambiguation of Speculative Threads in Multiprocessors , 2006, 33rd International Symposium on Computer Architecture (ISCA'06).
[17] Kunle Olukotun,et al. Transactional memory coherence and consistency , 2004, Proceedings. 31st Annual International Symposium on Computer Architecture, 2004..
[18] David Eisenstat,et al. Lowering the Overhead of Nonblocking Software Transactional Memory , 2006 .
[19] Nir Shavit,et al. Transactional Locking II , 2006, DISC.
[20] Burton H. Bloom,et al. Space/time trade-offs in hash coding with allowable errors , 1970, CACM.
[21] Keir Fraser,et al. Language support for lightweight transactions , 2003, SIGP.
[22] Kunle Olukotun,et al. Tradeoffs in transactional memory virtualization , 2006, ASPLOS XII.
[23] Maurice Herlihy,et al. Virtualizing transactional memory , 2005, 32nd International Symposium on Computer Architecture (ISCA'05).
[24] Nir Shavit,et al. Understanding Tradeoffs in Software Transactional Memory , 2007, International Symposium on Code Generation and Optimization (CGO'07).
[25] Kunle Olukotun,et al. The common case transactional behavior of multithreaded programs , 2006, The Twelfth International Symposium on High-Performance Computer Architecture, 2006..
[26] Satish Narayanasamy,et al. Unbounded page-based transactional memory , 2006, ASPLOS XII.
[27] Kunle Olukotun,et al. A Scalable, Non-blocking Approach to Transactional Memory , 2007, 2007 IEEE 13th International Symposium on High Performance Computer Architecture.
[28] Anoop Gupta,et al. The SPLASH-2 programs: characterization and methodological considerations , 1995, ISCA.