N-path gmC filter modeling and analysis for direct delta-sigma receiver

This paper presents the analysis and a model for obtaining the delta-sigma loop filter coefficients of a direct delta-sigma receiver (DDSR). The analysis is done by modeling a key element of the DDSR, the N-path filter, with an s-plane transfer function in the baseband. The s-plane model includes the most important non-idealities, such as switch resistances and the limited output resistances of the RF-stages. The model allows the designer to approximate the key parameters for DDSR and enables the optimization of the DDSR performance. As an example, the coefficients of a third-order DDSR are obtained by examining the s-plane and the corresponding z-plane signal and quantization noise transfer functions. The results are evaluated with circuit level simulations.

[1]  Gabor C. Temes,et al.  Understanding Delta-Sigma Data Converters , 2004 .

[2]  Jonathan Borremans,et al.  A 40 nm CMOS 0.4–6 GHz Receiver Resilient to Out-of-Band Blockers , 2011, IEEE Journal of Solid-State Circuits.

[3]  Eric A. M. Klumperink,et al.  Tunable High-Q N-Path Band-Pass Filters: Modeling and Verification , 2011, IEEE Journal of Solid-State Circuits.

[4]  H. Darabi,et al.  A Blocker Filtering Technique for SAW-Less Wireless Receivers , 2007, IEEE Journal of Solid-State Circuits.

[5]  Kimmo Koli,et al.  A 900-MHz Direct Delta-Sigma Receiver in 65-nm CMOS , 2010, IEEE Journal of Solid-State Circuits.