Hardware Implementation of Digital Signal Processing Algorithms

[1]  Rae-Hong Park,et al.  High dynamic range for contrast enhancement , 2006, IEEE Transactions on Consumer Electronics.

[2]  Umberto Mengali,et al.  The modified Cramer-Rao bound and its application to synchronization problems , 1994, IEEE Trans. Commun..

[3]  Matthias Zwicker,et al.  Overview of Multiview Video Coding and Anti-Aliasing for 3D Displays , 2007, 2007 IEEE International Conference on Image Processing.

[4]  Kentaro Toyama,et al.  Wallflower: principles and practice of background maintenance , 1999, Proceedings of the Seventh IEEE International Conference on Computer Vision.

[5]  Andrew J. Viterbi,et al.  Nonlinear estimation of PSK-modulated carrier phase with application to burst digital transmission , 1983, IEEE Trans. Inf. Theory.

[6]  John Teifel,et al.  An asynchronous dataflow FPGA architecture , 2004, IEEE Transactions on Computers.

[7]  Wael M. Badawy,et al.  On the refinement of the DCT/IDCT scaling factor sensitivity , 2008, 2008 IEEE International Conference on Multimedia and Expo.

[8]  Peter J. Winzer,et al.  Beyond 100G Ethernet , 2010, IEEE Communications Magazine.

[9]  P. N. Suganthan,et al.  Differential Evolution: A Survey of the State-of-the-Art , 2011, IEEE Transactions on Evolutionary Computation.

[10]  Rainer Storn,et al.  Differential Evolution – A Simple and Efficient Heuristic for global Optimization over Continuous Spaces , 1997, J. Glob. Optim..