A low-power 5-70-MHz seventh-order log-domain filter with programmable boost, group delay, and gain for hard disk drive applications
暂无分享,去创建一个
[1] G. A. De Veirman,et al. Design of a bipolar 10-MHz programmable continuous-time 0.05 degrees equiripple linear phase filter , 1992 .
[2] A. Bar-Dor,et al. 30-100-MHz NPN-only variable-gain class-AB instantaneous companding filters for 1.2-V applications , 2000, IEEE Journal of Solid-State Circuits.
[3] M.N. El-Gamal,et al. 30-100 MHz npn-only variable-gain class AB companding-based filters for 1.2 V applications , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).
[4] Y. Tsividis,et al. Dynamically biased 1 MHz low-pass filter with 61 dB peak SNR and 112 dB input range , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).
[5] Sang-Soo Lee,et al. Hard disk drive read channels: technology and trends , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).
[6] Stephen H. Lewis,et al. A CMOS adaptive continuous-time forward equalizer, LPF, and RAM-DFE for magnetic recording , 1999 .
[7] R. Castello,et al. An eighth-order CMOS lowpass filter with 30-120 Mhz tuning range and programmable boost , 2001, Proceedings of the 26th European Solid-State Circuits Conference.
[8] Gordon W. Roberts,et al. Very high-frequency log-domain bandpass filters , 1998 .
[9] Robert W. Adams,et al. Filtering in the Log Domain , 1979 .
[10] C. Toumazou,et al. Design of a micropower current-mode log-domain analog cochlear implant , 2000 .
[11] Rinaldo Castello,et al. A 450 Mbit/s parallel read/write channel with parity check and 16-state time variant Viterbi , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).
[12] Lige Wang,et al. A CMOS companding-based third order Chebyshev filter , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).
[13] Christian C. Enz,et al. A 1-V CMOS log-domain integrator , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).
[14] W. Dehaene,et al. A 50 MHz, standard CMOS, pulse equalizer for hard disk read channels , 1996, ESSCIRC '96: Proceedings of the 22nd European Solid-State Circuits Conference.
[15] R. Castello,et al. High-frequency analog filters in deep-submicron CMOS technology , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).
[16] P. Siniscalchi,et al. A 450 Mb/s analog front-end for PRML read channels , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).
[17] Yannis Tsividis,et al. Externally linear, time-invariant systems and their application to companding signal processors , 1997 .
[18] G. D. Duerden,et al. The development of bipolar log domain filters in a standard CMOS process , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).
[19] Christian Enz,et al. Low-voltage log-domain signal processing in CMOS and BiCMOS , 1999 .
[20] Christian Enz,et al. A BiCMOS programmable continuous-time filter using image-parameter method synthesis and voltage-companding technique , 1997, IEEE J. Solid State Circuits.
[21] Mourad N. El-Gamal,et al. A low-power, 5-70MHz, 7th-order filter with programmable boost, group delay, and gain using instantaneous companding , 2001, ISLPED '01.
[22] Gordon W. Roberts,et al. The design of log-domain filters based on the operational simulation of LC ladders , 1996 .
[23] E. Seevinck,et al. Companding current-mode integrator: A new circuit principle for continuous-time monolithic filters , 1990 .
[24] V. Peluso,et al. Toward sub 1 V analog integrated circuits in submicron standard CMOS technologies , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).
[25] C. Enz,et al. A 1.2 V BiCMOS class AB log-domain filter , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.
[26] Yannis Tsividis,et al. Companding in signal processing , 1990 .
[27] Andrea Baschirotto,et al. Low-voltage analog filters , 1995 .
[28] V. Gopinathan,et al. A 2.5 V, 30 MHz-100 MHz, 7th-order, equiripple group-delay continuous-time filter and variable-gain amplifier implemented in 0.25 /spl mu/m CMOS , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).
[29] Y. Tsividis,et al. A micropower log-domain filter using enhanced lateral PNPs in a 0.25 /spl mu/m CMOS process , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).
[30] A. Thanachayanont,et al. A 150-MHz translinear phase-locked loop , 1998 .
[31] Yong Wang,et al. A 700 Mb/s BiCMOS read channel integrated circuit , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).
[32] D. R. Frey. Log domain filtering for RF applications , 1996 .
[33] Nagendra Krishnapura,et al. Syllabic-companding log domain filters , 2001 .
[34] D. Python,et al. A micropower class AB CMOS log-domain filter for DECT applications , 2000, Proceedings of the 26th European Solid-State Circuits Conference.
[35] D. R. Frey,et al. Log-domain filtering: An approach to current-mode fil-tering , 1993 .
[36] G.W. Roberts,et al. Effects of transistor nonidealities on log-domain filters , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.
[37] Mourad N. El-Gamal,et al. Distortion analysis of high-frequency log-domain filters using Volterra series , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).