The influence of comparator offset on event-driven level-crossing analog-to-digital converter
暂无分享,去创建一个
[1] Maysam Ghovanloo,et al. Multichannel Wireless Neural Recording AFE Architectures: Analysis, Modeling, and Tradeoffs , 2016, IEEE Design & Test.
[2] Berin Martini,et al. Continuous Time Level Crossing Sampling ADC for Bio-Potential Recording Systems , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.
[3] Y. Tsividis,et al. A Continuous-Time ADC/DSP/DAC System With No Clock and With Activity-Dependent Power Dissipation , 2008, IEEE Journal of Solid-State Circuits.
[4] Sameer R. Sonkusale,et al. An Adaptive Resolution Asynchronous ADC Architecture for Data Compression in Energy Constrained Sensing Applications , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.
[5] Hiroshi Inose,et al. Asynchronous delta-modulation system , 1966 .