System-level Max POwer (SYMPO) - a systematic approach for escalating system-level power consumption using synthetic benchmarks
暂无分享,去创建一个
Lizy Kurian John | Zhibin Yu | William Lloyd Bircher | Dimitris Kaseridis | Karthik Ganesan | Jungho Jo
[1] Xingfu Wu,et al. Performance projection of HPC applications using SPEC CFP2006 benchmarks , 2009, 2009 IEEE International Symposium on Parallel & Distributed Processing.
[2] R. Viswanath. Thermal Performance Challenges from Silicon to Systems , 2000 .
[3] Lizy Kurian John,et al. Automatic testcase synthesis and performance model validation for high performance PowerPC processors , 2006, 2006 IEEE International Symposium on Performance Analysis of Systems and Software.
[4] Karthick Rajamani,et al. Energy Management for Commercial Servers , 2003, Computer.
[5] W. Robert Daasch,et al. A thermal-aware superscalar microprocessor , 2002, Proceedings International Symposium on Quality Electronic Design.
[6] Milo M. K. Martin,et al. Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset , 2005, CARN.
[7] Vikram S. Adve,et al. LLVM: a compilation framework for lifelong program analysis & transformation , 2004, International Symposium on Code Generation and Optimization, 2004. CGO 2004..
[8] Ibrahim N. Hajj,et al. Power Estimation in Sequential Circuitsy , 1995, 32nd Design Automation Conference.
[9] Harish Patil,et al. Pin: building customized program analysis tools with dynamic instrumentation , 2005, PLDI '05.
[10] Margaret Martonosi,et al. Control techniques to eliminate voltage emergencies in high performance processors , 2003, The Ninth International Symposium on High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings..
[11] References , 1971 .
[12] Aamer Jaleel,et al. DRAMsim: a memory system simulator , 2005, CARN.
[13] Larry L. Biro,et al. Power considerations in the design of the Alpha 21264 microprocessor , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).
[14] Kaushik Roy,et al. Accurate power estimation of CMOS sequential circuits , 1996, IEEE Trans. Very Large Scale Integr. Syst..
[15] Lieven Eeckhout,et al. Microarchitecture-Independent Workload Characterization , 2007, IEEE Micro.
[16] Margaret Martonosi,et al. Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).
[17] Lawrence. Davis,et al. Handbook Of Genetic Algorithms , 1990 .
[18] José Monteiro,et al. Power Estimation for Sequential Circuits , 1997 .
[19] Todd M. Austin,et al. The SimpleScalar tool set, version 2.0 , 1997, CARN.
[20] Lieven Eeckhout,et al. Automated microprocessor stressmark generation , 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture.
[21] Lizy Kurian John,et al. Synthesizing memory-level parallelism aware miniature clones for SPEC CPU2006 and ImplantBench workloads , 2010, 2010 IEEE International Symposium on Performance Analysis of Systems & Software (ISPASS).
[22] Kevin Skadron,et al. Analytical model for sensor placement on microprocessors , 2005, 2005 International Conference on Computer Design.