A 2.5-Gb/s Multi-Rate 0.25-$\mu$m CMOS Clock and Data Recovery Circuit Utilizing a Hybrid Analog/Digital Loop Filter and All-Digital Referenceless Frequency Acquisition

A 0.25-mum CMOS, multi-rate clock and data recovery (CDR) circuit that leverages unique analog/digital boundaries in its phase detector and loop filter to achieve a fully integrated CDR implementation with excellent performance, compact area, and low power dissipation is presented. Key circuit blocks include a phase-to-digital converter that combines a Hogge detector with a continuous-time first-order Sigma-Delta analog-to-digital converter, and a hybrid loop filter that contains an analog feedforward path and digital integrating path. In addition, an all-digital frequency acquisition method that does not require a reference frequency, quadrature phases from the VCO, or a significant amount of high-speed logic is presented. A nice byproduct of the frequency acquisition circuitry is that it also provides an estimate of the bit error rate (BER) experienced by the CDR. The CDR exceeds all SONET performance requirements at 155-, 622-, and 2500-Mb/s as well as Gigabit Ethernet specifications at 1.25 Gb/s. The chip operates with either a 2.5- or 3.3-V supply, consumes a maximum of 197 mA across all data rates, and fits in a 5times5 mm package

[1]  A. Rezayee,et al.  A 9-16Gb/s clock and data recovery circuit with three-state phase detector and dual-path loop architecture , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[2]  Shen-Iuan Liu,et al.  A 3.125-Gb/s clock and data recovery circuit for the 10-Gbase-LX4 Ethernet , 2004, IEEE Journal of Solid-State Circuits.

[3]  Y. Greshishchev,et al.  SiGe clock and data recovery IC with linear-type PLL for 10-Gb/s SONET application , 2000, IEEE Journal of Solid-State Circuits.

[4]  R.B. Staszewski,et al.  A digitally controlled oscillator in a 90 nm digital CMOS process for mobile phones , 2005, IEEE Journal of Solid-State Circuits.

[5]  Rong-Jyi Yang,et al.  A 3.125-Gb/s clock and data recovery circuit for the 10-Gbase-LX4 Ethernet , 2004 .

[6]  Behzad Razavi,et al.  A 10-Gb/s CMOS clock and data recovery circuit with a half-rate binary phase/frequency detector , 2003, IEEE J. Solid State Circuits.

[7]  Tae-Ju Lee,et al.  A 155-MHz clock recovery delay- and phase-locked loop , 1992 .

[8]  H. Nosaka,et al.  A 39-to-45-Gbit/s multi-data-rate clock and data recovery circuit with a robust lock detector , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[9]  B.W. Garlepp,et al.  A 2.5Gb/s Multi-Rate 0.25/spl mu/m CMOS CDR Utilizing a Hybrid Analog/Digital Loop Filter , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[10]  K. Muhammad,et al.  All-digital PLL and transmitter for mobile phones , 2005, IEEE Journal of Solid-State Circuits.

[11]  U. Langmann,et al.  A Si bipolar phase and frequency detector IC for clock extraction up to 8 Gb/s , 1992 .

[12]  R. Croughwell,et al.  A 52MHz And 155MHz Clock-recovery PLL , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[13]  J.D.H. Alexander.  Clock recovery from random binary signals , 1975 .

[14]  Jerrell P. Hein,et al.  2 A 2 . 5 Gb / s Multi-Rate 0 . 25 μ m CMOS CDR Utilizing a Hybrid Analog / Digital Loop Filter , 2000 .

[15]  C.R. Hogge.  A self correcting clock recovery circuit , 1985, IEEE Transactions on Electron Devices.

[16]  H. Nosaka,et al.  A 39-to-45-Gbit/s multi-data-rate clock and data recovery circuit with a robust lock detector , 2004, IEEE Journal of Solid-State Circuits.