The case for retiming with explicit reset circuitry
暂无分享,去创建一个
[1] Charles E. Leiserson,et al. Optimizing synchronous systems , 1981, 22nd Annual Symposium on Foundations of Computer Science (sfcs 1981).
[2] Leon Stok,et al. Retiming revisited and reversed , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Narendra V. Shenoy,et al. Efficient Implementation Of Retiming , 1994, IEEE/ACM International Conference on Computer-Aided Design.
[4] Robert K. Brayton,et al. Retiming and resynthesis: optimizing sequential networks with combinational techniques , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] Giovanni De Micheli. Synchronous logic synthesis: algorithms for cycle-time minimization , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[6] Sharad Malik,et al. Combinational logic optimization techniques in sequential logic synthesis , 1991 .
[7] Robert K. Brayton,et al. Computing the initial states of retimed circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[8] David E. Long,et al. Identifying sequential redundancies without search , 1996, DAC '96.
[9] Eric Lehman,et al. Optimal Latch Mapping And Retiming Within A Tree , 1994, IEEE/ACM International Conference on Computer-Aided Design.
[10] Gaetano Borriello,et al. Timing optimization of multiphase sequential logic , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[11] Robert K. Brayton,et al. Exploiting power-up delay for sequential optimization , 1995, Proceedings of EURO-DAC. European Design Automation Conference.