A low jitter digital phase-locked loop with a hybrid analog/digital PI control

This paper presents a novel digital phase-locked loop (DPLL) architecture with a hybrid analog/digital proportional/integral (PI) control to generate a low jitter output clock. The hybrid analog/digital PI control mitigates a time to digital converter (TDC) quantization noise and reduces the deterministic jitter (DJ). In addition, a digital phase accumulator (DPA) based high resolution digitally controlled oscillator (DCO) suppresses a DCO quantization error. To reduce a random jitter (RJ), we propose a closed loop voltage controlled oscillator (CLVCO) which can suppress the random noise of oscillator because of a negative feedback loop. We design the proposed DPLL architecture in 130 nm CMOS technology at 1.2V supply. The proposed low jitter DPLL shows 4.3 psec of the DJ and 12.5 psec of the RJ. This DPLL operates from 256 MHz to 1.024 GHz and consumes 4.1 mW at 1.024 GHz output frequency.

[1]  Takamoto Watanabe,et al.  An all-digital PLL for frequency multiplication by 4 to 1022 with seven-cycle lock time , 2003 .

[2]  H. Marie,et al.  R, G, B acquisition interface with line-locked clock generator for flat panel display , 1998 .

[3]  Jin-Sheng Wang,et al.  A PVT tolerant 0.18MHz to 600MHz self-calibrated digital PLL in 90nm CMOS process , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[4]  Pavan Kumar Hanumolu,et al.  Digitally-Enhanced Phase-Locking Circuits , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[5]  Chih-Kong Ken Yang,et al.  Jitter optimization based on phase-locked loop design parameters , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[6]  Pavan Kumar Hanumolu,et al.  A 1.6mW 1.6ps-rms-jitter 2.5GHz digital PLL with 0.7-to-3.5GHz frequency range in 90nm CMOS , 2010, IEEE Custom Integrated Circuits Conference 2010.

[7]  Amr Elshazly,et al.  A highly digital 0.5-to-4Gb/s 1.9mW/Gb/s serial-link transceiver using current-recycling in 90nm CMOS , 2011, 2011 IEEE International Solid-State Circuits Conference.

[8]  Deog-Kyoon Jeong,et al.  A PVT-Tolerant Low-1/f Noise Dual-Loop Hybrid PLL in 0.18/spl mu/m , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.