Elementary Aspects for Circuit Implementation of Reconfigurable Nanowire Transistors

A feasibility and performance study of electrically reconfigurable nanowire transistors with selectable pFET and nFET operations is presented. The challenges toward circuit implementation are evaluated based on transient simulations of logic circuits. A novel physical structure capable of computing a NAND as well as NOR function is introduced. The new approach provides a flexible platform to develop and test fine-grain reconfigurable circuits and systems.

[1]  Stefan Slesazeck,et al.  Reconfigurable silicon nanowire transistors. , 2012, Nano letters.

[2]  Thomas Mikolajick,et al.  Dually active silicon nanowire transistors and circuits with equal electron and hole transport. , 2013, Nano letters.

[3]  M. Fanciulli,et al.  Tuning the Polarity of Si-Nanowire Transistors Without the Use of Doping , 2008, 2008 8th IEEE Conference on Nanotechnology.

[4]  Giovanni De Micheli,et al.  MIXSyn: An efficient logic synthesis methodology for mixed XOR-AND/OR dominated circuits , 2013, 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC).

[5]  Thomas Mikolajick,et al.  Reconfigurable nanowire electronics — Device principles and circuit prospects , 2013, 2013 Proceedings of the European Solid-State Device Research Conference (ESSDERC).

[6]  Pascal Gentile,et al.  Multifunctional devices and logic gates with undoped silicon nanowires. , 2012, Nano letters.

[7]  J. Plummer,et al.  Scaling theory for cylindrical, fully-depleted, surrounding-gate MOSFET's , 1997, IEEE Electron Device Letters.

[8]  G. De Micheli,et al.  Polarity control in double-gate, gate-all-around vertically stacked silicon nanowire FETs , 2012, 2012 International Electron Devices Meeting.

[9]  Udo Schwalke,et al.  CMOS without doping: Multi-gate silicon-nanowire field-effect-transistors , 2012 .

[10]  Thomas Mikolajick,et al.  Direct probing of Schottky barriers in Si nanowire Schottky barrier field effect transistors. , 2011, Physical review letters.

[11]  Yusuf Leblebici,et al.  Vertically-stacked double-gate nanowire FETs with controllable polarity: From devices to regular ASICs , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[12]  Qiang Chen,et al.  Nanoscale metal?oxide?semiconductor field-effect transistors: scaling limits and opportunities , 2004 .

[13]  Yusuf Leblebici,et al.  Process/design co-optimization of regular logic tiles for double-gate silicon nanowire transistors , 2012, 2012 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH).

[14]  J. Knoch,et al.  High-performance carbon nanotube field-effect transistor with tunable polarities , 2005, IEEE Transactions on Nanotechnology.