Memory organization of a single-chip video signal processing system with embedded DRAM

A programmable single-chip multiprocessor system for video coding applications has been developed. It integrates four processing elements, on-chip DRAM, and application-specific interfaces. The integrated DRAM is primarily used as frame buffer and makes external memory for most applications obsolete. For fast access to local data segments also static RAM is integrated in each processing element.

[1]  P. Pirsch,et al.  Advances in picture coding , 1985, Proceedings of the IEEE.

[2]  J. Otterstedt,et al.  A defect-tolerant DRAM employing a hierarchical redundancy scheme, built-in self-test and self-reconfiguration , 1997, Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. NO.97TB100159).

[3]  K. Rijkse,et al.  H.263: video coding for low-bit-rate communication , 1996, IEEE Commun. Mag..

[4]  Peter Pirsch,et al.  A video signal processor for MIMD multiprocessing , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[5]  J. Otterstedt,et al.  A 16 cm/sup 2/ monolithic multiprocessor system integrating 9 video signal-processing elements , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.