Analysis of design alternatives on using dynamic and partial reconfiguration in a space application

Some of the biggest concerns in space systems are power consumption and reliability due to the limited power generated by the system's energy harvesters and the fact that once deployed, it is almost impossible to perform maintenance or repairs. Another consideration is that during deployment, the high exposure to electromagnetic radiation can cause single event damage effects including SEUs, SEFIs, SETs and others. In order to mitigate these problems inherent to the space environment, a system with dynamic and partial reconfiguration capabilities is proposed. This approach provide s the flexibility to reconfigure parts of the FPGA while still in operation, thus making the system more flexible, fault tolerant and less power-consuming. In this paper, several partial reconfiguration approaches are proposed and compared in terms of device occupation, power consumption, reconfiguration speed and size of memory footprints.

[1]  Eduardo de la Torre,et al.  Prospection of Reconfiguration Capabilities using Space Qualified SRAM-based FPGAs for a Satellite Communications Application , 2013 .

[2]  Javier Del Ser,et al.  Robustness of different TMR granularities in shared wishbone architectures on SRAM FPGA , 2012, 2012 International Conference on Reconfigurable Computing and FPGAs.

[3]  Eduardo de la Torre,et al.  A Modular Peripheral to Support Self-Reconfiguration in SoCs , 2010, 2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools.

[4]  Yuanfu Zhao,et al.  Implementation of a reconfigurable computing system for space applications , 2011, 2011 International Conference on System science, Engineering design and Manufacturing informatization.

[5]  Chiara Sandionigi,et al.  A Novel Design Methodology for Implementing Reliability-Aware Systems on SRAM-Based FPGAs , 2011, IEEE Transactions on Computers.

[6]  M. Caffrey,et al.  A test methodology for determining space-readiness of Xilinx SRAM-based FPGA designs , 2008, 2008 IEEE AUTOTESTCON.

[7]  Edward Petersen,et al.  Single Event Effects in Aerospace , 2011 .

[8]  Luigi Carro,et al.  Designing fault-tolerant techniques for SRAM-based FPGAs , 2004, IEEE Design & Test of Computers.

[9]  Fernanda Gusmão de Lima Kastensmidt,et al.  Evaluating large grain TMR and selective partial reconfiguration for soft error mitigation in SRAM-based FPGAs , 2009, 2009 15th IEEE International On-Line Testing Symposium.

[10]  Luigi Carro,et al.  On the optimal design of triple modular redundancy logic for SRAM-based FPGAs , 2005, Design, Automation and Test in Europe.

[11]  Harald Michalik,et al.  Architecture verification of the SoCWire NoC approach for safe dynamic partial reconfiguration in space applications , 2010, 2010 NASA/ESA Conference on Adaptive Hardware and Systems.