A Cascode Miller-Compensated Three-Stage Amplifier With Local Impedance Attenuation for Optimized Complex-Pole Control

This work presents a power- and area-efficient three-stage amplifier that is able to drive a large capacitive load. Removing the inner Miller capacitor and employing cascode Miller compensation in the outer compensation loop could extend the complex-pole frequency of a three-stage amplifier, but result in a high Q-factor. A local impedance attenuation block consisting of a series RC network is proposed to control the complex poles. This block attenuates the high-frequency resistance at the second-stage output and achieves an optimized tradeoff between the frequency and the Q-factor of the complex poles. As the low-frequency resistance remains unchanged, a high dc gain is maintained. Implemented in 0.13 μm CMOS process, the proposed design occupies an area of 0.0032 mm2 and consumes a quiescent current of 10.5 μA. When driving a 560 pF capacitive load, it achieves a unity-gain frequency of 3.49 MHz, an average slew rate of 0.86 V/ μs, and an average settling time of 0.9 μs.

[1]  Philip K. T. Mok,et al.  A Capacitor-Less CMOS Active Feedback Low-Dropout Regulator With Slew-Rate Enhancement for Portable On-Chip Application , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  E. Sanchez-Sinencio,et al.  Single Miller capacitor frequency compensation technique for low-power multistage amplifiers , 2005, IEEE Journal of Solid-State Circuits.

[3]  Robert G. Meyer,et al.  Relationship between frequency response and settling time of operational amplifiers , 1974 .

[4]  Pak Kwong Chan,et al.  Cross Feedforward Cascode Compensation for Low-Power Three-Stage Amplifier With Large Capacitive Load , 2012, IEEE Journal of Solid-State Circuits.

[5]  Gaetano Palumbo,et al.  Advances in Reversed Nested Miller Compensation , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  K. Leung,et al.  A capacitor-free CMOS low-dropout regulator with damping-factor-control frequency compensation , 2003, IEEE J. Solid State Circuits.

[7]  Man-Kay Law,et al.  A 0.016mm2 144μW three-stage amplifier capable of driving 1-to-15nF capacitive load with >0.95MHz GBW , 2012, 2012 IEEE International Solid-State Circuits Conference.

[8]  Hoi Lee,et al.  Single-Capacitor Active-Feedback Compensation for Small-Capacitive-Load Three-Stage Amplifiers , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  W. Sansen,et al.  AC boosting compensation scheme for low-power multistage amplifiers , 2004, IEEE Journal of Solid-State Circuits.

[10]  Hoi Lee,et al.  Active-feedback frequency-compensation technique for low-power multistage amplifiers , 2003, IEEE J. Solid State Circuits.

[11]  W. Sansen,et al.  Transconductance with capacitances feedback compensation for multistage amplifiers , 2004, IEEE Journal of Solid-State Circuits.

[12]  Man-Kay Law,et al.  Correction to "A 0.016 mm2 144-µW Three-Stage Amplifier Capable of Driving 1-to-15 nF Capacitive Load With >0.95-MHz GBW" , 2013, IEEE J. Solid State Circuits.

[13]  Hoi Lee,et al.  Dual Active-Capacitive-Feedback Compensation for Low-Power Large-Capacitive-Load Three-Stage Amplifiers , 2011, IEEE Journal of Solid-State Circuits.

[14]  Ka Nang Leung,et al.  Three-stage large capacitive load amplifier with damping-factor-control frequency compensation , 2000, IEEE Journal of Solid-State Circuits.

[15]  Ligang Hou,et al.  Impedance Adapting Compensation for Low-Power Multistage Amplifiers , 2011, IEEE Journal of Solid-State Circuits.

[16]  Gyu-Hyeong Cho,et al.  17.3 A 0.9V 6.3μW multistage amplifier driving 500pF capacitive load with 1.34MHz GBW , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[17]  David J. Allstot,et al.  Considerations for fast settling operational amplifiers , 1990 .

[18]  M. A. Copeland,et al.  Design techniques for cascoded CMOS op amps with improved PSRR and common-mode input range , 1984 .