Improvement of positive bias temperature instability characteristic in GaN MOSFETs by control of impurity density in SiO2 gate dielectric
暂无分享,去创建一个
T. Shimizu | M. Kuraguchi | A. Yoshioka | Y. Kajiwara | A. Shindome | A. Mukai | H. Ono | D. Kato | K. Uesugi | T. Yonehara | Y. Nishida
[1] Kevin J. Chen,et al. High-performance fully-recessed enhancement-mode GaN MIS-FETs with crystalline oxide interlayer , 2017, 2017 29th International Symposium on Power Semiconductor Devices and IC's (ISPSD).
[2] M. Kuraguchi,et al. 3.2 mΩcm2 enhancement-mode GaN MOSFETs with breakdown voltage of 800 V , 2016 .
[3] Mauro Ciappa,et al. Modeling the threshold voltage instability in SiC MOSFETs by multiphonon-assisted tunneling , 2016, Microelectron. Reliab..
[4] Alex Guo,et al. Positive-bias temperature instability (PBTI) of GaN MOSFETs , 2015, 2015 IEEE International Reliability Physics Symposium.
[5] Francisco Jimenez-Molinos,et al. Physical model for trap-assisted inelastic tunneling in metal-oxide-semiconductor structures , 2001 .