Diode Based Ground Bounce Noise Reduction for 3-Bit Flash Analog to Digital Converter

Flash ADC is an important component for realization of high speed and low power devices in signal processing system .As technology scale down, leakage current becomes the most concerned factor. This paper reports the power gating technique to provide the reduction mechanism for suppressing the leakage current effectively during standby mode but it introduces ground bounce noise. We designed a “3” bit flash ADC with power gating technique to reduce leakage current and ground bounce noise in different mode of operation. This diode based power gating technique provides the reduction of leakage current in standby mode, and reduction of ground bounce noise in sleep-to-active mode. The improved power gating technique provides 82% reduction in leakage current, and 73% reduction in ground bounce noise as compared with conventional flash ADC. Flash ADC with diode based stacking power gating technique has been designed with the help of cadence tool at various supply voltages with 45 nm technology.

[1]  Hai Phuong. Le,et al.  Flash ADC architecture , 2003 .

[2]  H. Traff,et al.  Novel approach to high speed CMOS current comparators , 1992 .

[3]  Atila Alvandpour,et al.  Utilizing Process Variations for Reference Generation in a Flash ADC , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Kong-Pang Pun,et al.  High-performance CMOS current comparator , 1994 .

[5]  A.G.F. Dingwall,et al.  Monolithic expandable 6 bit 20 MHz CMOS/SOS A/D converter , 1979, IEEE Journal of Solid-State Circuits.

[6]  Kwang Young Kim,et al.  A Low Power 6-bit Flash ADC With Reference Voltage and Common-Mode Calibration , 2008, IEEE Journal of Solid-State Circuits.

[7]  Volkan Kursun,et al.  Noise-Aware Data Preserving Sequential MTCMOS Circuits with Dynamic Forward Body Bias , 2011, J. Circuits Syst. Comput..

[8]  David Stoppa,et al.  Simple high-speed CMOS current comparator , 1997 .

[9]  TRANSISTOR GATING: A Technique for Leakage Power Reduction in CMOS Circuits , 2012 .

[10]  Suhwan Kim,et al.  Reducing Ground-Bounce Noise and Stabilizing the Data-Retention Voltage of Power-Gating Structures , 2008, IEEE Transactions on Electron Devices.

[11]  Chip-Hong Chang,et al.  A High Bit Rate Serial-Serial Multiplier With On-the-Fly Accumulation by Asynchronous Counters , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  Pamela Abshire,et al.  A 750-MHz 6-b Adaptive Floating-Gate Quantizer in 0.35-μm CMOS , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  Mau-Chung Frank Chang,et al.  A 1-V 1.25-GS/S 8-Bit Self-Calibrated Flash ADC in 90-nm Digital CMOS , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[14]  Mau-Chung Frank Chang,et al.  A 600-MSPS 8-bit CMOS ADC Using Distributed Track-and-Hold With Complementary Resistor/Capacitor Averaging , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Saibal Mukhopadhyay,et al.  Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.

[16]  Kevin J. Nowka,et al.  Enhanced Leakage Reduction Techniques Using Intermediate Strength Power Gating , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[17]  S. Devarajan,et al.  A 16-bit, 125 MS/s, 385 mW, 78.7 dB SNR CMOS Pipeline ADC , 2009, IEEE Journal of Solid-State Circuits.

[18]  K. Uyttenhove,et al.  A 1.8-V 6-bit 1.3-GHz flash ADC in 0.25-μm CMOS , 2003, IEEE J. Solid State Circuits.

[19]  Volkan Kursun,et al.  Ground-Bouncing-Noise-Aware Combinational MTCMOS Circuits , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[20]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .

[21]  Un-Ku Moon,et al.  Stochastic Flash Analog-to-Digital Conversion , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[22]  Jun-Cheol Park,et al.  Sleepy Stack Leakage Reduction , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[23]  Deeprose Subedi.  Stand by Leakage Power Reduction in Nanoscale Static CMOS VLSI Multiplier Circuits Using Self Adjustable Voltage Level Circuit , 2012, VLSIC 2012.

[24]  Gabor C. Temes.  Micropower Data Converters: A Tutorial , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[25]  Christofer Toumazou,et al.  Distributed current-mode image processing filters , 2005 .