Concurrent detection of control flow errors by hybrid signature monitoring

In this paper, we present a new concurrent error-detection scheme by hybrid signature to the online detection of program memory and control flow errors caused by transient and intermittent faults. The proposed hybrid signature-monitoring technique combines the vertical signature with the horizontal signature schemes. We first develop a new vertical signature based on linear additive code whose signature length could be easily adjusted. The attribute of adjustable length in vertical signature offers the feasibility to integrate the vertical signature, horizontal signature, and length of block into a single signature word. The horizontal signature mechanism can compensate for the coverage degradation due to the reduction of vertical signature length and significantly decrease the error-detection latency as well. The extensive block-based bit-error simulation and hardware-based simulated fault injection experiment are conducted to validate the effectiveness of the proposed technique: compared to the continuous signature monitoring (CSM) scheme, there are several notable enhancements accomplished in our work. One is the fault model used in our work is more realistic than the model employed in CSM. Another is the hardware-based experiments are performed so as to measure the design parameters more accurately. The final one is our scheme does not require being equipped with SEC-DED code in program memory in order to achieve the horizontal signatures if instruction bit correction is not an essential demand; as a result, our scheme is more flexible than CSM.

[1]  Edward J. McCluskey,et al.  Control-flow checking by software signatures , 2002, IEEE Trans. Reliab..

[2]  Shambhu J. Upadhyaya,et al.  Concurrent Process Monitoring with No Reference Signatures , 1994, IEEE Trans. Computers.

[3]  Edward J. McCluskey,et al.  Concurrent Fault Detection Using a Watchdog Processor and Assertions , 1983, ITC.

[4]  Pedro J. Gil,et al.  Fault Injection into VHDL Models: Experimental Validation of a Fault Tolerant Microcomputer System , 1999, EDCC.

[5]  B. Granbom,et al.  Soft error rate increase for new generations of SRAMs , 2003 .

[6]  David A. Patterson,et al.  Computer organization and design (2nd ed.): the hardware/software interface , 1997 .

[7]  V. K. Agarwal,et al.  Continuous Signature Monitoring: Low-Cost Concurrent Detection of Processor Control Errors , 1990 .

[8]  John Paul Shen,et al.  Continuous signature monitoring: efficient concurrent-detection of processor control errors , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[9]  Hong Zhao,et al.  Stress-Based and Path-Based Fault Injection , 1999, IEEE Trans. Computers.

[10]  Régis Leveugle,et al.  Design of microprocessors with built-in on-line test , 1990, [1990] Digest of Papers. Fault-Tolerant Computing: 20th International Symposium.

[11]  David A. Patterson,et al.  Computer Organization & Design: The Hardware/Software Interface , 1993 .

[12]  Marcus Rimén,et al.  A study of the effects of transient fault injection into a 32-bit RISC with built-in watchdog , 1992, [1992] Digest of Papers. FTCS-22: The Twenty-Second International Symposium on Fault-Tolerant Computing.

[13]  S.K. Gupta,et al.  Can concurrent checkers help BIST? , 1992, Proceedings International Test Conference 1992.

[14]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[15]  James R. Larus,et al.  Specifying Instructions'' Semantics Using CSDL (Preliminary Report) , 1997 .

[16]  Wolfgang Hohl,et al.  Hierarchical Checking of Multiprocessors Using Watchdog Processors , 1994, EDCC.

[17]  Satish M. Thatte,et al.  Concurrent Checking of Program Flow in VLSI Processors , 1982, ITC.

[18]  Johan Karlsson,et al.  Fault injection into VHDL models: the MEFISTO tool , 1994 .

[19]  Suku Nair,et al.  Design and Evaluation of System-Level Checks for On-Line Control Flow Error Detection , 1999, IEEE Trans. Parallel Distributed Syst..

[20]  Masood Namjoo,et al.  Techniques for Concurrent Testing of VLSI Processor Operation , 1982, ITC.

[21]  Johan Karlsson,et al.  Evaluation of error detection schemes using fault injection by heavy-ion radiation , 1989, [1989] The Nineteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.

[22]  Edward J. McCluskey,et al.  Concurrent Error Detection Using Watchdog Processors - A Survey , 1988, IEEE Trans. Computers.

[23]  M. Rimen,et al.  Implicit signature checking , 1995, Twenty-Fifth International Symposium on Fault-Tolerant Computing. Digest of Papers.

[24]  David A. Patterson,et al.  Computer architecture (2nd ed.): a quantitative approach , 1996 .

[25]  Alfredo Benso,et al.  Control-flow checking via regular expressions , 2001, Proceedings 10th Asian Test Symposium.

[26]  Barry W. Johnson,et al.  A Fault Injection Technique for VHDL Behavioral-Level Models , 1996, IEEE Des. Test Comput..

[27]  Dhiraj K. Pradhan,et al.  Utilization of On-Line (Concurrent) Checkers During Built-In-Self-Test and Vice Versa , 1996, IEEE Trans. Computers.

[28]  M. Namjoo,et al.  WATCHDOG PROCESSORS AND CAPABILITY CHECKING , 1995, Twenty-Fifth International Symposium on Fault-Tolerant Computing, 1995, ' Highlights from Twenty-Five Years'..

[29]  John Paul Shen,et al.  Processor Control Flow Monitoring Using Signatured Instruction Streams , 1987, IEEE Transactions on Computers.

[30]  Farokh Irom,et al.  Single-event upset in evolving commercial silicon-on-insulator microprocessor technologies , 2003 .

[31]  Timothy Kong,et al.  Concurrent Detection of Software and Hardware Data-Access Faults , 1997, IEEE Trans. Computers.