An IR-Drop Simulation Principle Oriented to Delay Testing

This paper deals with delay fault simulation of logic circuits in the context of IR-drop induced delay. An original algorithm is proposed allowing to perform a per-cycle delay simulation of the logic Block Under Test (BUT) while taking into account the whole chip IR-drop impact on the simulated block. The simulation is based on a realistic resistive model of the Power Distribution Network (PDN).

[1]  Kwang-Ting Cheng,et al.  Pattern generation for delay testing and dynamic timing analysisconsidering power-supply noise effects , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  David D. Ling,et al.  Power Supply Noise Analysis Methodology For Deep-submicron Vlsi Chip Design , 1997, Proceedings of the 34th Design Automation Conference.

[3]  Mark Mohammad Tehranipoor,et al.  Layout-Aware Pattern Generation for Maximizing Supply Noise Effects on Critical Paths , 2009, 2009 27th IEEE VLSI Test Symposium.

[4]  Tawfik Rahal-Arabi.  Design & validation of the Pentium® III and Pentium® 4 processors power delivery , 2002, VLSIC 2002.

[5]  J. Meindl,et al.  Compact physical IR-drop models for GSI power distribution networks , 2003, Proceedings of the IEEE 2003 International Interconnect Technology Conference (Cat. No.03TH8695).

[6]  T. Rahal-Arabi,et al.  Design and validation of the Pentium/sup /spl reg// III and Pentium/sup /spl reg// 4 processors power delivery , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[7]  Jing Wang,et al.  A vector-based approach for power supply noise analysis in test compaction , 2005, IEEE International Conference on Test, 2005..

[8]  Mark Mohammad Tehranipoor,et al.  Layout-Aware, IR-Drop Tolerant Transition Fault Pattern Generation , 2008, 2008 Design, Automation and Test in Europe.

[9]  Sani R. Nassif,et al.  Technology trends in power-grid-induced noise , 2002, SLIP '02.

[10]  Rajendran Panda,et al.  Vectorless Analysis of Supply Noise Induced Delay Variation , 2003, ICCAD 2003.

[11]  Xiaoqing Wen,et al.  Critical-Path-Aware X-Filling for Effective IR-Drop Reduction in At-Speed Scan Testing , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[12]  TingTing Hwang,et al.  A physical-location-aware X-filling method for IR-drop reduction in at-speed scan test , 2009 .

[13]  K. Shakeri,et al.  Compact physical IR-drop models for chip/package co-design of gigascale integration (GSI) , 2005, IEEE Transactions on Electron Devices.

[14]  Kwang-Ting Cheng,et al.  Analysis of performance impact caused by power supply noise in deep submicron devices , 1999, DAC '99.

[15]  Malgorzata Marek-Sadowska,et al.  Coping with buffer delay change due to power and ground noise , 2002, DAC '02.

[16]  Susmita Sur-Kolay,et al.  A modeling approach for addressing power supply switching noise related failures of integrated circuits , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[17]  Mark Mohammad Tehranipoor,et al.  Supply Voltage Noise Aware ATPG for Transition Delay Faults , 2007, 25th IEEE VLSI Test Symposium (VTS'07).

[18]  Mark Mohammad Tehranipoor,et al.  Pattern generation and estimation for power supply noise analysis , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).

[19]  Resve A. Saleh,et al.  Clock skew verification in the presence of IR-drop in the powerdistribution network , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..