1.29-W/mm2 23-dBm 66-GHz Power Amplifier in 55-nm SiGe BiCMOS With In-Line Coplanar Transformer Power Splitters and Combiner

This letter presents a four-way parallel–series power amplifier (PA) in 55-nm SiGe BiCMOS with in-line coplanar transformers for output power combining, and input/interstage power splitting. The in-line geometry allows an area efficient impedance matching design and an effective input signals routing to the individual PA stages without phase mismatch. The measurements show that the PA delivers a maximum output power of 23.4 dBm, an output-referred P1dB of 20 dBm, a gain of 23.8 dB, and a maximum power added efficiency of 12.5%, at 66 GHz, with a record power density (output power/active area) of 1.29 W/mm2 among PAs on silicon technologies operating beyond 40 GHz.

[1]  Gabriel M. Rebeiz,et al.  A 70–80-GHz SiGe Amplifier With Peak Output Power of 27.3 dBm , 2016, IEEE Transactions on Microwave Theory and Techniques.

[2]  Yuan-Hung Hsiao,et al.  Design of a $V$ -Band 20-dBm Wideband Power Amplifier Using Transformer-Based Radial Power Combining in 90-nm CMOS , 2016, IEEE Transactions on Microwave Theory and Techniques.

[3]  Kaushik Sengupta,et al.  20.2 A frequency-reconfigurable mm-Wave power amplifier with active-impedance synthesis in an asymmetrical non-isolated combiner , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[4]  Luca Larcher,et al.  Millimeter-wave 14dBm CMOS power amplifier with input-output distributed transformers , 2010, IEEE Custom Integrated Circuits Conference 2010.

[5]  Patrick Reynaert,et al.  A 40-nm CMOS E-Band 4-Way Power Amplifier With Neutralized Bootstrapped Cascode Amplifier and Optimum Passive Circuits , 2015, IEEE Transactions on Microwave Theory and Techniques.

[6]  Fei Wang,et al.  17.3 A 60GHz on-chip linear radiator with single-element 27.9dBm Psat and 33.1dBm peak EIRP using multifeed antenna for direct on-antenna power combining , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[7]  Elham Rahimi,et al.  2.6 A SiGe BiCMOS E-band power amplifier with 22% PAE at 18dBm OP1dB and 8.5% at 6dB back-off leveraging current clamping in a common-base stage , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[8]  Ali Hajimiri,et al.  Fully integrated CMOS power amplifier design using the distributed active-transformer architecture , 2002, IEEE J. Solid State Circuits.

[9]  Eric Kerherve,et al.  2.10 A 60GHz 28nm UTBB FD-SOI CMOS reconfigurable power amplifier with 21% PAE, 18.2dBm P1dB and 74mW PDC , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.