An Adaptive SAR ADC for DC to Nyquist Rate Signals

This paper proposes an adaptive algorithm for a predicting SAR ADC which can self-adjust the precision of its prediction. A precise and yet correct prediction reduces bit trials needed in a SAR conversion, leading to great power savings. The presented algorithm uses a 2-byte prediction-success-rate-register and a1st order digital negative feedback loop to control the prediction depth. Additionally, an offset-move-up technique is proposed to boost the prediction success rate when the previous sample is near the boundary of the predicted subrange. The boundary-crossing problem reduces energy-efficiency in other predictive SAR algorithms such as LSB-first. The proposed scheme makes aggressive predictions for low-activity biomedical signals, makes conservative predictions or no predictions for high-activity-high-amplitude signals and it automatically and smoothly transitions between the two extremes.

[1]  Baozhen Chen,et al.  Precision Passive-Charge-Sharing SAR ADC: Analysis, Design, and Measurement Results , 2018, IEEE Journal of Solid-State Circuits.

[2]  Brian P. Ginsburg,et al.  An energy-efficient charge recycling approach for a SAR converter with capacitive DAC , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[3]  Michael P. Flynn,et al.  A SAR-Assisted Two-Stage Pipeline ADC , 2011, IEEE Journal of Solid-State Circuits.

[4]  Anantha P. Chandrakasan,et al.  11.3 A 10b 0.6nW SAR ADC with data-dependent energy savings using LSB-first successive approximation , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[5]  Marian Verhelst,et al.  Predictive sensing in analog-to-digital converters for biomedical applications , 2013, International Symposium on Signals, Circuits and Systems ISSCS2013.

[6]  Michael P. Flynn,et al.  A 1 mW 71.5 dB SNDR 50 MS/s 13 bit Fully Differential Ring Amplifier Based SAR-Assisted Pipeline ADC , 2015, IEEE Journal of Solid-State Circuits.

[7]  Anantha Chandrakasan,et al.  A resolution-reconfigurable 5-to-10b 0.4-to-1V power scalable SAR ADC , 2011, 2011 IEEE International Solid-State Circuits Conference.

[8]  Hsin-Shu Chen,et al.  11.2 A 0.85fJ/conversion-step 10b 200kS/s subranging SAR ADC in 40nm CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[9]  Ron Kapusta,et al.  A 16-bit 16MS/s SAR ADC with on-chip calibration in 55nm CMOS , 2017, 2017 Symposium on VLSI Circuits.

[10]  Nan Sun,et al.  Predicting ADC: A new approach for low power ADC design , 2014, 2014 IEEE Dallas Circuits and Systems Conference (DCAS).

[11]  Yun Chiu,et al.  28.4 A 12b 330MS/s pipelined-SAR ADC with PVT-stabilized dynamic amplifier achieving <1dB SNDR variation , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[12]  Colin Lyden,et al.  An 18 b 5 MS/s SAR ADC with 100.2 dB dynamic range , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.