A 32-KB Standard CMOS Antifuse One-Time Programmable ROM Embedded in a 16-bit Microcontroller

A 32-KB standard CMOS antifuse one-time programmable (OTP) ROM embedded in a 16-bit microcontroller as its program memory is designed and implemented in 0.18-mum standard CMOS technology. The proposed 32-KB OTP ROM cell array consists of 4.2 mum2 three-transistor (3T) OTP cells where each cell utilizes a thin gate-oxide antifuse, a high-voltage blocking transistor, and an access transistor, which are all compatible with standard CMOS process. In order for high density implementation, the size of the 3T cell has been reduced by 80% in comparison to previous work. The fabricated total chip size, including 32-KB OTP ROM, which can be programmed via external I 2C master device such as universal I2C serial EEPROM programmer, 16-bit microcontroller with 16-KB program SRAM and 8-KB data SRAM, peripheral circuits to interface other system building blocks, and bonding pads, is 9.9 mm2. This paper describes the cell, design, and implementation of high-density CMOS OTP ROM, and shows its promising possibilities in embedded applications

[1]  Stephan A. Cohen,et al.  Gate oxide breakdown under Current Limited Constant Voltage Stress , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).

[2]  Ko-Min Chang,et al.  A 512-kb flash EEPROM embedded in a 32-b microcontroller , 1992 .

[3]  R. Degraeve,et al.  Consistent model for short-channel nMOSFET after hard gate oxide breakdown , 2002 .

[4]  Thomas H. Lee,et al.  512-Mb PROM with a three-dimensional array of diode/antifuse memory cells , 2003 .

[5]  C. Hu,et al.  An electro-thermal model for metal-oxide-metal antifuses , 1995 .

[6]  Jae-Kyung Wee,et al.  An antifuse EPROM circuitry scheme for field-programmable repair in DRAM , 2000, IEEE Journal of Solid-State Circuits.

[7]  U. Raghuram,et al.  Vertical p-i-n polysilicon diode with antifuse for stackable field-programmable ROM , 2004, IEEE Electron Device Letters.

[8]  K. Ohsaki,et al.  A single poly EEPROM cell structure for use in standard CMOS processes , 1994 .

[9]  Gate-induced drain leakage current in MOS devices , 1993 .

[10]  Toshiyuki Honda,et al.  2 V 120 nsec 8/16-bit microcontroller with embedded flash EEPROM , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[11]  T. Otsuki,et al.  A 0.9 V embedded ferroelectric memory for microcontrollers , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[12]  Feng Li,et al.  Evaluation of SiO/sub 2/ antifuse in a 3D-OTP memory , 2004, IEEE Transactions on Device and Materials Reliability.

[13]  Dielectric breakdown mechanism of thin-SiO/sub 2/ studied by the post-breakdown resistance statistics , 1999 .

[14]  R. Lambertson,et al.  Characterization and modeling of a highly reliable metal-to-metal antifuse for high-performance and high-density field-programmable gate arrays , 1997, 1997 IEEE International Reliability Physics Symposium Proceedings. 35th Annual.

[15]  P. Mortini,et al.  One time programmable drift antifuse cell reliability , 2000, 2000 IEEE International Reliability Physics Symposium Proceedings. 38th Annual (Cat. No.00CH37059).

[16]  Ko-Min Chang,et al.  Highly reliable furnace-grown N/sub 2/O tunnel oxide for a microcontroller with embedded flash EEPROM , 1996, Proceedings of International Reliability Physics Symposium.

[17]  Tetsuya Iizuka,et al.  A 4-Mbit CMOS EPROM , 1987 .

[18]  Feng Li,et al.  Evaluation of SiO Antifuse in a 3D-OTP Memory , 2004 .

[19]  S. Takahashi,et al.  A 128 kb FeRAM macro for a contact/contactless smart card microcontroller , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[20]  Hiroshi Ito,et al.  Pure CMOS one-time programmable memory using gate-ox anti-fuse , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[21]  Kwyro Lee,et al.  3-Transistor antifuse OTP ROM array using standard CMOS process , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).