A power-optimized reconfigurable CT ΔΣ modulator in 65nm CMOS
暂无分享,去创建一个
[1] F. Kuttner,et al. A 3-mW 74-dB SNR 2-MHz continuous-time delta-sigma ADC with a tracking ADC quantizer in 0.13-/spl mu/m CMOS , 2005, IEEE Journal of Solid-State Circuits.
[2] Maurits Ortmanns,et al. A configurable cascaded continuous-time ΔΣ modulator with up to 15MHz bandwidth , 2010, 2010 Proceedings of ESSCIRC.
[3] F. Kuttner,et al. A 3mW 74dB SNR 2MHz CT /spl Delta//spl Sigma/ ADC with a tracking-ADC-quantizer in 0.13 /spl mu/m CMOS , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..
[4] Rocío del Río,et al. A 100kHz–10MHz BW, 78-to-52dB DR, 4.6-to-11mW flexible SC ΣΔ modulator in 1.2-V 90-nm CMOS , 2010, 2010 Proceedings of ESSCIRC.
[5] Michiel Steyaert,et al. A Single-Bit 500 kHz-10 MHz Multimode Power-Performance Scalable 83-to-67 dB DR CTΔΣ for SDR in 90 nm Digital CMOS , 2010, IEEE Journal of Solid-State Circuits.
[6] Saibal Mukhopadhyay,et al. Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.
[7] Peng Gao,et al. A 2.8-to-8.5mW GSM/bluetooth/UMTS/DVB-H/WLAN fully reconfigurable CTΔΣ with 200kHz to 20MHz BW for 4G radios in 90nm digital CMOS , 2010, 2010 Symposium on VLSI Circuits.
[8] A.A. Abidi,et al. The Path to the Software-Defined Radio Receiver , 2007, IEEE Journal of Solid-State Circuits.
[9] Qiuting Huang,et al. A 0.13µm CMOS 0.1–20MHz bandwidth 86–70dB DR multi-mode DT ΔΣ ADC for IMT-Advanced , 2010, 2010 Proceedings of ESSCIRC.
[10] Gabor C. Temes,et al. Understanding Delta-Sigma Data Converters , 2004 .