Analytical Modeling of Output Conductance in Long-Channel Halo-Doped MOSFETs

In this paper, a detailed physical analysis and an analytical derivation of the degradation of the output resistance (Rout) observed in relatively long-channel laterally nonuniformly doped devices with halo implants are presented. Two-dimensional device simulations were performed, and the simulations show that the channel can be split into two uniformly doped transistors in series for the purpose of analysis. The lower doped bulk transistor is on the source side, while the higher doped halo transistor is toward the drain end. Based on this two-transistor analysis, a simple Rout degradation model is derived for implementation in a MOSFET compact model

[1]  Chenming Hu,et al.  Modeling reverse short channel and narrow width effects in small size MOSFET's for circuit simulation , 1997, SISPAD '97. 1997 International Conference on Simulation of Semiconductor Processes and Devices. Technical Digest.

[2]  R. Rios,et al.  PCIM: a physically based continuous short-channel IGFET model for circuit simulation , 1994 .

[3]  R. Rios,et al.  A three-transistor threshold voltage model for halo processes , 2002, Digest. International Electron Devices Meeting,.

[4]  T. Nagano,et al.  Asymmetrically-dope buried layer (ADB) structure CMOS for low-voltage mixed analog-digital applications , 1996, 1996 Symposium on VLSI Technology. Digest of Technical Papers.

[5]  Yuan Taur,et al.  CMOS devices below 0.1 /spl mu/m: how high will performance go? , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[6]  Implications of pocket optimisation on analog performance in deep sub-micron CMOS , 1999, 29th European Solid-State Device Research Conference.

[7]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[8]  Chenming Hu,et al.  Modeling of pocket implanted MOSFETs for anomalous analog behavior , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[9]  Yon-Sup Pang,et al.  Analytical subthreshold surface potential model for pocket n-MOSFETs , 2002 .

[10]  Hans Jurgen Mattausch,et al.  Impurity-profile-based threshold-voltage model of pocket-implanted MOSFETs for circuit simulation , 2002 .

[11]  R. van Langevelde,et al.  Accurate drain conductance modeling for distortion analysis in MOSFETs , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[12]  D. Buss.  Device issues in the integration of analog/RF functions in deep submicron digital CMOS , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[13]  D. Antoniadis,et al.  Channel profile engineering for MOSFET's with 100 nm channel lengths , 1995 .

[14]  H. Shichijo,et al.  Transistor design issues in integrating analog functions with high performance digital CMOS , 1999, 1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325).

[15]  Samar K. Saha.  Design considerations for 25 nm MOSFET devices , 2001 .

[16]  P. Packan,et al.  A comparison of state-of-the-art NMOS and SiGe HBT devices for analog/mixed-signal/RF circuit applications , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[17]  H. Arima,et al.  A novel source-to-drain nonuniformly doped channel (NUDC) MOSFET for high current drivability and threshold voltage controllability , 1990, International Technical Digest on Electron Devices.

[18]  Y. Tsividis.  Operation and modeling of the MOS transistor , 1987 .

[19]  T. Hori,et al.  A 0.1 /spl mu/m CMOS technology with tilt-implanted punchthrough stopper (TIPS) , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.