Electronics at Nanoscale: Fundamental and Practical Challenges, and Emerging Directions

In electronics, i.e. when using charge transport and change of electromagnetic fields in devices and systems, non-linearity, collective effects, and a hierarchy of design across length and time scales is central to efficient information processing through manipulation and transmission of bits. Silicon-based electronics brings together a systematic interdependent framework that connects software and hardware to reproducibility, speed, power, noise margin, reliability, signal restoration and communication, low defect count, and an ability to do predictive design across the scales. In the limits of nanometer scale, the dominant practical constraints arise from power dissipation in ever smaller volumes and of efficient signal interconnectivity commensurate with the large density of devices. These limitations are tied to the physical basis in charge transport and changes of fields, and equally apply to other materials – hard, soft or molecular. At the largest scale, the limitations arise from partitioning and hierarchical apportionment for system performance, ease of design and manufacturing. Power management, behavioral encapsulation, fault tolerance, congestion avoidance, timing, placement, routing, electromagnetic cross-talk, etc. all need to be addressed from the perspective of centimeter scale. We take a hierarchical view of the underlying fundamental and practical challenges of the conventional and unconventional approaches using the analytic framework appropriate to the length scale to distinguish between fact and fantasy, and to point to practical emerging directions with a system-scale perspective.

[1]  Wei Wang,et al.  Long‐range order in InxGa1−xAs , 1987 .

[2]  James D. Plummer,et al.  Material and process limits in silicon VLSI technology , 2001, Proc. IEEE.

[3]  J. Meindl,et al.  Limits on silicon nanoelectronics for terascale integration. , 2001, Science.

[4]  Rolf Landauer,et al.  Advanced technology and truth in advertising , 1990 .

[5]  P. Vekilov,et al.  Self-assembly of apoferritin molecules into crystals: thermodynamics and kinetics of molecular level processes , 2002 .

[6]  Gregory S. Snider,et al.  A Defect-Tolerant Computer Architecture: Opportunities for Nanotechnology , 1998 .

[7]  Seth Copen Goldstein,et al.  Molecular electronics: from devices and interconnect to circuits and architecture , 2003, Proc. IEEE.

[8]  R. Keyes Physical limits of silicon transistors and circuits , 2005 .

[9]  Lynn Conway,et al.  Introduction to VLSI systems , 1978 .

[10]  Margarita Morillo,et al.  Synthesis and structure of random and block copoly(β,l-aspartate)s containing short and long alkyl side chains , 2000 .

[11]  Stoddart,et al.  Electronically configurable molecular-based logic gates , 1999, Science.

[12]  Rama Venkat,et al.  A model for thermal growth of ultrathin silicon dioxide in O/sub 2/ ambient: a rate equation approach , 1998 .

[13]  Yuan Taur,et al.  Device scaling limits of Si MOSFETs and their application dependencies , 2001, Proc. IEEE.

[14]  Sandip Tiwari,et al.  Nonvolatile Silicon Memory at the Nanoscale , 2004 .

[15]  Alfonso Baldereschi,et al.  Supramolecular self-assembly and selective step decoration on the Au(111) surface , 2001 .

[16]  Sandip Tiwari,et al.  Testing and defect tolerance: a Rent's rule based analysis and implications on nanoelectronics , 2004 .

[17]  Nichols,et al.  Mechanisms of dopant impurity diffusion in silicon. , 1989, Physical review. B, Condensed matter.

[18]  André DeHon,et al.  Seven strategies for tolerating highly defective fabrication , 2005, IEEE Design & Test of Computers.