Hierarchical Verification Using an MDG-HOL Hybrid Tool

We describe a hybrid formal hardware verification tool that links the HOL interactive proof system and the MDG automated hardware verification tool. It supports a hierarchical verification approach that mirrors the hierarchical structure of designs. We obtain advantages of both verification paradigms. We illustrate its use by considering a component of a communications chip. Verification with the hybrid tool is significantly faster and more tractable than using either tool alone.

[1]  Jens Brandt,et al.  Theorem Proving in Higher Order Logics , 1997, Lecture Notes in Computer Science.

[2]  Paul Curzon,et al.  The Formal Veri cation of the Fairisle ATM Switching Element , 1994 .

[3]  Xiaoyu Song,et al.  Multiway Decision Graphs for Automated Hardware Verification , 1997, Formal Methods Syst. Des..

[4]  Joe Hurd.  Integrating Gandalf and HOL , 1999, TPHOLs.

[5]  Miriam Leeser,et al.  Toward a Super Duper Hardware Tactic , 1993, HUG.

[6]  Sofiène Tahar,et al.  Importing MDG Verification Results into HOL , 1999, TPHOLs.

[7]  K. Schneider,et al.  A HOL Conversion for Translating Linear Time Temporal Logic to ω-Automata ? , 1999 .

[8]  Sofiène Tahar,et al.  Modeling and formal verification of the Fairisle ATM switch fabricusing MDGs , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Thomas Kropf,et al.  Structuring and automating hardware proofs in a higher-order theorem-proving environment , 1993, Formal Methods Syst. Des..

[10]  Klaus Schneider,et al.  A HOL Conversion for Translating Linear Time Temporal Logic to omega-Automata , 1999, TPHOLs.

[11]  Richard J. Boulton,et al.  The PROSPER toolkit , 2003, International Journal on Software Tools for Technology Transfer.

[12]  Jeffrey J. Joyce,et al.  Linking BDD-Based Symbolic Evaluation to Interactive Theorem-Proving , 1993, 30th ACM/IEEE Design Automation Conference.

[13]  Derek McAuley,et al.  Fairisle: an ATM network for the local area , 1991, SIGCOMM 1991.

[14]  Jim Alves-Foss,et al.  Higher Order Logic Theorem Proving and its Applications 8th International Workshop, Aspen Grove, Ut, Usa, September 11-14, 1995 : Proceedings , 1995 .

[15]  M. Gordon,et al.  Introduction to HOL: a theorem proving environment for higher order logic , 1993 .

[16]  Carl-Johan H. Seger,et al.  Lifted-FL: A Pragmatic Implementation of Combined Model Checking and Theorem Proving , 1999, TPHOLs.

[17]  M. H. Zobair,et al.  On the Modeling and Verification of a Telecom System Block Using MDGs , 2000 .

[18]  Derek McAuley,et al.  Fairisle: An ATM Network for the Local Area , 1991, SIGCOMM.

[19]  Natarajan Shankar,et al.  An Integration of Model Checking with Automated Proof Checking , 1995, CAV.

[20]  Sofiène Tahar,et al.  A hierarchical approach to the formal verification of embedded systems using MDGs [microcontrollers] , 1999, Proceedings Ninth Great Lakes Symposium on VLSI.

[21]  Sofiène Tahar,et al.  Verification of the MDG Components Library in HOL , 1998 .