A low-power 10-bit CCP-based pipelined ADC using a multi-level variable current source MDAC and an ultra-low-power double-tail dynamic latch
暂无分享,去创建一个
[1] Peter R. Kinget,et al. Current-Charge-Pump Residue Amplification for Ultra-Low-Power Pipelined ADCs , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.
[2] Walt Kester. Which ADC Architecture Is Right for Your Application , 2005 .
[3] Ebrahim Farshidi,et al. Digital calibration of pipelined ADC using Newton–Raphson algorithm , 2020 .