Low Power BiCMOS SRAM using 0.18µm Technology

advances in the field of very large scale system designs brought memory circuits are continuously regulated and in turn, more number of cells could made possible to integrate on small chip. CMOS technology prove boon to memory circuits, which replaced the most of complex circuits to simpler circuits. But the combination of bipolar junction transistors changes the entire scenario. The objective of this paper is to design low power SRAM cell array by using BiCMOS technology. In this paper, BiCMOS technology is used to design SRAM cell using 0.18µm technology. The results are compared with standard 6T SRAM cell. The proposed design results in significant reduction in power consumption as compared to standard 6T SRAM cell and it is verified that the proposed cell can operate at much low supply power with much reduction in power consumption. All the simulation is completed on the Cadence Virtuoso tool. KeywordsSRAM, Standard 6T SRAM, Power Consumption, Power Dissipation and 0.18µm technology.

[1]  Alan F. Murray,et al.  IEEE International Solid-State Circuits Conference , 2001 .

[2]  Zhiyu Liu,et al.  Characterization of a Novel Nine-Transistor SRAM Cell , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  K. Khare,et al.  VLSI design and analysis of low power 6T SRAM cell using cadence tool , 2008, 2008 IEEE International Conference on Semiconductor Electronics.

[4]  Katsuhiko Sato,et al.  An 8 ns 1 Mb ECL BiCMOS SRAM , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[5]  Kazuyuki Nakamura,et al.  High speed submicron BiCMOS memory , 1995 .

[6]  W. Dehaene,et al.  Read Stability and Write-Ability Analysis of SRAM Cells for Nanometer Technologies , 2006, IEEE Journal of Solid-State Circuits.

[7]  Shin Min Kang,et al.  CMOS Digital Integrated Cir-cuits: Analysis and Design , 2002 .

[8]  H. N. Mishra,et al.  Design, Simulation and Characterization of Memory Cell Array for Low Power SRAM using 90nm CMOS Technology , 2010 .

[9]  Walid S. Saba,et al.  ANALYSIS AND DESIGN , 2000 .

[10]  Masayuki Ohayashi,et al.  A 1.5-ns 256-kb BiCMOS SRAM with 60-ps 11-K logic gates , 1994 .

[11]  Chih-Kong Ken Yang,et al.  Stability Estimation of a 6T-SRAM Cell Using a Nonlinear Regression , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  Y. Nakagome,et al.  Trends in low-power RAM circuit technologies , 1995 .

[13]  Bharadwaj Amrutur,et al.  Techniques to reduce power in fast wide memories [CMOS SRAMs] , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[14]  T. Sakurai,et al.  A super cut-off CMOS (SCCMOS) scheme for 0.5-V supply voltage with picoampere stand-by current , 2000, IEEE Journal of Solid-State Circuits.

[15]  Keiichi Higeta,et al.  A 0.65-ns, 72-kb ECL-CMOS RAM macro for a 1-Mb SRAM , 1995 .

[16]  Xuelian Liu,et al.  A 125-ps access, 4GHZ, 16Kb BiCMOS SRAM , 2010, 2010 53rd IEEE International Midwest Symposium on Circuits and Systems.