A106nW 10 b 80 kS/s SAR ADC With Duty-Cycled Reference Generation in 65 nm CMOS

This paper presents a 10 b 80 kS/s SAR ADC with low-power duty-cycled reference generation. It generates a stable reference voltage on chip for the SAR ADC and imparts very good immunity against power supply interference to the ADC. A 0.62 V-VDD 25 nW CMOS reference voltage generator (RVG) is presented, which has only ±1.5% variation over process corners. A duty-cycling technique is applied to enable 10% duty-cycling of the RVG, resulting in negligible power consumption of the RVG compared to that of the ADC. Furthermore, a bi-directional dynamic preamplifier is adopted in the SAR ADC, which consumes about half the power compared with a regular dynamic structure and maintains noise and gain performance. Compared with prior-art low-power ADCs, this work is the first to integrate the reference generation and include it in the power consumption while maintaining a competitive 2.4 fJ/conversion-step FoM. The chip is fabricated in 65 nm CMOS technology.

[1]  G. Iannaccone,et al.  A Sub-1 V, 10 ppm/°C, Nanopower Voltage Reference Generator , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[2]  Franziska Hoffmann,et al.  Design Of Analog Cmos Integrated Circuits , 2016 .

[3]  Chih-Cheng Hsieh,et al.  A 0.4V 2.02fJ/conversion-step 10-bit hybrid SAR ADC with time-domain quantizer in 90nm CMOS , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[4]  Arthur H. M. van Roermund,et al.  15.4 A 0.8V 10b 80kS/s SAR ADC with duty-cycled reference generation , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[5]  F. Borghetti,et al.  A Programmable 10b up-to-6MS/s SAR-ADC Featuring Constant-FoM with On-Chip Reference Voltage Buffers , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[6]  Hsin-Shu Chen,et al.  11.2 A 0.85fJ/conversion-step 10b 200kS/s subranging SAR ADC in 40nm CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[7]  Eric A. M. Klumperink,et al.  A 10-bit Charge-Redistribution ADC Consuming 1.9 $\mu$W at 1 MS/s , 2010, IEEE Journal of Solid-State Circuits.

[8]  Ralf Brederlow,et al.  An Ultra Low Power Bandgap Operational at Supply From 0.75 V , 2012, IEEE Journal of Solid-State Circuits.

[9]  Kofi A. A. Makinwa,et al.  A precision DTMOST-based temperature sensor , 2011, 2011 Proceedings of the ESSCIRC (ESSCIRC).

[10]  Yuan Taur,et al.  Fundamentals of Modern VLSI Devices , 1998 .

[11]  Xiaoyan Wang,et al.  A 30fJ/conversion-step 8b 0-to-10MS/s asynchronous SAR ADC in 90nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[12]  Chih-Cheng Hsieh,et al.  A 2.4-to-5.2fJ/conversion-step 10b 0.5-to-4MS/s SAR ADC with charge-average switching DAC in 90nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[13]  Günter Zimmer,et al.  Threshold-voltage sensitivity of ion-implanted m.o.s. transistors due to process variations , 1974 .

[14]  Giuseppe de Vita,et al.  A Sub-1-V, 10 ppm/ $^{\circ}$C, Nanopower Voltage Reference Generator , 2007, IEEE Journal of Solid-State Circuits.

[15]  Giuseppe Iannaccone,et al.  A 2.6 nW, 0.45 V Temperature-Compensated Subthreshold CMOS Voltage Reference , 2011, IEEE Journal of Solid-State Circuits.

[16]  Prakash Harikumar,et al.  Design of a reference voltage buffer for a 10-bit 50 MS/s SAR ADC in 65 nm CMOS , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[17]  David D. Wentzloff,et al.  5.4 A 32nW bandgap reference voltage operational from 0.5V supply for ultra-low power systems , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[18]  Hao Gao,et al.  21.2 A 3nW signal-acquisition IC integrating an amplifier with 2.1 NEF and a 1.5fJ/conv-step ADC , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[19]  Nobutaka Kuroki,et al.  1.2-V Supply, 100-nW, 1.09-V Bandgap and 0.7-V Supply, 52.5-nW, 0.55-V Subbandgap Reference Circuits for Nanowatt CMOS LSIs , 2013, IEEE Journal of Solid-State Circuits.

[20]  Arthur H. M. van Roermund,et al.  A 10b/12b 40 kS/s SAR ADC With Data-Driven Noise Reduction Achieving up to 10.1b ENOB at 2.2 fJ/Conversion-Step , 2013, IEEE Journal of Solid-State Circuits.

[21]  P. Gray,et al.  Threshold-voltage temperature drift in ion-implanted MOS transistors , 1982 .