Novel Double-Gate 1T-DRAM Cell Using Nonvolatile Memory Functionality for High-Performance and Highly Scalable Embedded DRAMs

We proposed for the first time a new double-gate 1T-DRAM cell to be applicable to sub-80-nm DRAM technology that has a silicon-oxide-nitride-oxide-silicon type storage node on the back gate (control gate) for nonvolatile memory (NVM) functionality. An NVM functionality is achieved by Fowler-Nordheim tunneling of electrons into the nitride storage node. Then, holes are accumulated on the back-channel, which makes 1T-DRAM operation in fully depleted silicon-on-insulator (SOI) MOSFETs possible and enhances retention characteristics. We investigated the effect of the NVM functionality on 1T-DRAM performance in nanoscale 1T-DRAM cells through device simulation and verified the effect in 0.6-¿m devices fabricated on SOI wafers.

[1]  T. Tanaka,et al.  Scalability study on a capacitorless 1T-DRAM: from single-gate PD-SOI to double-gate FinDRAM , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[2]  Tetsuo Endoh,et al.  An accurate model of subbreakdown due to band-to-band tunneling and some applications , 1988 .

[3]  T. Tanaka,et al.  A design of a capacitorless 1T-DRAM cell using gate-induced drain leakage (GIDL) current for low-power and high-speed embedded memory , 2003, IEEE International Electron Devices Meeting 2003.

[4]  T. Skotnicki,et al.  A capacitor-less DRAM cell on 75nm gate length, 16nm thin fully depleted SOI device for high density embedded memories , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[5]  T. Ohsawa,et al.  Floating Body RAM Technology and its Scalability to 32nm Node and Beyond , 2006, 2006 International Electron Devices Meeting.

[6]  Chang Woo Oh,et al.  Floating Body DRAM Characteristics of Silicon-On-ONO (SOONO) Devices for System-on-Chip (SoC) Applications , 2007, 2007 IEEE Symposium on VLSI Technology.

[7]  O. Faynot,et al.  Transient effects in PD SOI MOSFETs and potential DRAM applications , 2002 .

[8]  M.A. Alam,et al.  Scaling Limits of Double-Gate and Surround-Gate Z-RAM Cells , 2007, IEEE Transactions on Electron Devices.

[9]  Chenming Hu,et al.  A capacitorless double-gate DRAM cell design for high density applications , 2002, Digest. International Electron Devices Meeting,.

[10]  T. Tanaka,et al.  A study of highly scalable DG-FinDRAM , 2005, IEEE Electron Device Letters.

[11]  S. Inoue,et al.  An accurate model of subbreakdown due to band-to-band tunneling and its application , 1988, Technical Digest., International Electron Devices Meeting.

[12]  S. Okhonin,et al.  New Generation of Z-RAM , 2007, 2007 IEEE International Electron Devices Meeting.