On the Practical Limits of the Evolutionary Digital Filter Design at the Gate Level
暂无分享,去创建一个
[1] Tughrul Arslan,et al. Evolutionary design and adaptation of high performance digital filters within an embedded reconfigurable fault tolerant hardware platform , 2004, Soft Comput..
[2] Roberto Rossi,et al. An Evolutionary Approach to Automatic Generation of VHDL Code for Low-Power Digital Filters , 2001, EuroGP.
[3] Julian Francis Miller,et al. Evolution of Digital Filters Using a Gate Array Model , 1999, EvoWorkshops.
[4] Emmanuel Ifeachor,et al. Automating IIR filter design by genetic algorithm , 1995 .
[5] Emmanuel Ifeachor,et al. Digital Signal Processing: A Practical Approach , 1993 .
[6] G. Wade,et al. Multiplier-less FIR filter design using a genetic algorithm , 1994 .
[7] Riccardo Poli,et al. Evolutionary Image Analysis, Signal Processing and Telecommunications , 1999, Lecture Notes in Computer Science.
[8] J. Miller. Digital filter design at gate-level using evolutionary algorithms , 1999 .
[9] Julian Francis Miller,et al. Principles in the Evolutionary Design of Digital Circuits—Part II , 2000, Genetic Programming and Evolvable Machines.
[10] David A. Gwaltney,et al. A VHDL core for intrinsic evolution of discrete time filters with signal feedback , 2005, 2005 NASA/DoD Conference on Evolvable Hardware (EH'05).
[11] Julian Francis Miller,et al. On the filtering properties of evolved gate arrays , 1999, Proceedings of the First NASA/DoD Workshop on Evolvable Hardware.
[12] L. Wanhammar,et al. Design of high-speed multiplierless filters using a nonrecursive signed common subexpression algorithm , 2002 .